X-Git-Url: http://nsz.repo.hu/git/?a=blobdiff_plain;f=ir%2Fbe%2Fia32%2Fbearch_ia32_t.h;h=110f2394ab2aa03fb1efb97d67173f9b58d4594f;hb=ac9e2a1306f3d90df39fb81ab4ea13559145fa19;hp=40fa15066f2eb7d123655b50373fe47215bcb158;hpb=3f4c15b58215de058a9d35629ded349259dfa113;p=libfirm diff --git a/ir/be/ia32/bearch_ia32_t.h b/ir/be/ia32/bearch_ia32_t.h index 40fa15066..110f2394a 100644 --- a/ir/be/ia32/bearch_ia32_t.h +++ b/ir/be/ia32/bearch_ia32_t.h @@ -1,44 +1,179 @@ -#ifndef _BEARCH_IA32_T_H_ -#define _BEARCH_IA32_T_H_ +/* + * Copyright (C) 1995-2008 University of Karlsruhe. All right reserved. + * + * This file is part of libFirm. + * + * This file may be distributed and/or modified under the terms of the + * GNU General Public License version 2 as published by the Free Software + * Foundation and appearing in the file LICENSE.GPL included in the + * packaging of this file. + * + * Licensees holding valid libFirm Professional Edition licenses may use + * this file in accordance with the libFirm Commercial License. + * Agreement provided with the Software. + * + * This file is provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE + * WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE. + */ +/** + * @file + * @brief This is the main ia32 firm backend driver. + * @author Christian Wuerdig + * @version $Id$ + */ +#ifndef FIRM_BE_IA32_BEARCH_IA32_T_H +#define FIRM_BE_IA32_BEARCH_IA32_T_H + +#include "config.h" +#include "pmap.h" #include "debug.h" -#include "bearch_ia32.h" #include "ia32_nodes_attr.h" +#include "set.h" +#include "pdeq.h" + +#include "be.h" +#include "../bemachine.h" +#include "../beemitter.h" + +#ifdef NDEBUG +#define SET_IA32_ORIG_NODE(n, o) +#else /* ! NDEBUG */ +#define SET_IA32_ORIG_NODE(n, o) set_ia32_orig_node(n, o) +#endif /* NDEBUG */ + +/* some typedefs */ +typedef enum ia32_optimize_t ia32_optimize_t; +typedef enum cpu_support cpu_support; +typedef enum fp_support fp_support; + +typedef struct ia32_isa_t ia32_isa_t; +typedef struct ia32_code_gen_t ia32_code_gen_t; +typedef struct ia32_irn_ops_t ia32_irn_ops_t; +typedef struct ia32_intrinsic_env_t ia32_intrinsic_env_t; + +/** + * IA32 code generator + */ +struct ia32_code_gen_t { + const arch_code_generator_if_t *impl; /**< implementation */ + ir_graph *irg; /**< current irg */ + set *reg_set; /**< set to memorize registers for non-ia32 nodes (e.g. phi nodes) */ + ia32_isa_t *isa; /**< for fast access to the isa object */ + be_irg_t *birg; /**< The be-irg (contains additional information about the irg) */ + ir_node **blk_sched; /**< an array containing the scheduled blocks */ + unsigned do_x87_sim:1; /**< set to 1 if x87 simulation should be enforced */ + unsigned dump:1; /**< set to 1 if graphs should be dumped */ + unsigned gprof:1; /**< set to 1 grof profiling is in use */ + ir_node *unknown_gp; /**< unique Unknown_GP node */ + ir_node *unknown_vfp; /**< unique Unknown_VFP node */ + ir_node *unknown_xmm; /**< unique Unknown_XMM node */ + ir_node *noreg_gp; /**< unique NoReg_GP node */ + ir_node *noreg_vfp; /**< unique NoReg_VFP node */ + ir_node *noreg_xmm; /**< unique NoReg_XMM node */ + + ir_node *fpu_trunc_mode; /**< truncate fpu mode */ + ir_node *get_eip; /**< get eip node */ + + struct obstack *obst; +}; + +/** + * IA32 ISA object + */ +struct ia32_isa_t { + arch_env_t arch_env; /**< must be derived from arch_env_t */ + pmap *regs_16bit; /**< Contains the 16bits names of the gp registers */ + pmap *regs_8bit; /**< Contains the 8bits names of the gp registers */ + pmap *regs_8bit_high; /**< contains the hight part of the 8 bit names of the gp registers */ + pmap *types; /**< A map of modes to primitive types */ + pmap *tv_ent; /**< A map of entities that store const tarvals */ + ia32_code_gen_t *cg; /**< the current code generator */ + const be_machine_t *cpu; /**< the abstract machine */ +#ifndef NDEBUG + struct obstack *name_obst; /**< holds the original node names (for debugging) */ +#endif /* NDEBUG */ +}; + +/** + * A helper type collecting needed info for IA32 intrinsic lowering. + */ +struct ia32_intrinsic_env_t { + ia32_isa_t *isa; /**< the isa object */ + ir_graph *irg; /**< the irg, these entities belong to */ + ir_entity *divdi3; /**< entity for __divdi3 library call */ + ir_entity *moddi3; /**< entity for __moddi3 library call */ + ir_entity *udivdi3; /**< entity for __udivdi3 library call */ + ir_entity *umoddi3; /**< entity for __umoddi3 library call */ +}; + +typedef enum transformer_t { + TRANSFORMER_DEFAULT, +#ifdef FIRM_GRGEN_BE + TRANSFORMER_PBQP, + TRANSFORMER_RAND +#endif +} transformer_t; + +#ifdef FIRM_GRGEN_BE +/** The selected transformer. */ +extern transformer_t be_transformer; + +#else +#define be_transformer TRANSFORMER_DEFAULT +#endif + +/** The mode for the floating point control word. */ +extern ir_mode *mode_fpcw; + +/** The current code generator. */ +extern ia32_code_gen_t *ia32_current_cg; + +/** + * Returns the unique per irg GP NoReg node. + */ +ir_node *ia32_new_NoReg_gp(ia32_code_gen_t *cg); +ir_node *ia32_new_NoReg_xmm(ia32_code_gen_t *cg); +ir_node *ia32_new_NoReg_vfp(ia32_code_gen_t *cg); + +/** + * Returns the uniqure per irg GP Unknown node. + * (warning: cse has to be activated) + */ +ir_node *ia32_new_Unknown_gp(ia32_code_gen_t *cg); +ir_node *ia32_new_Unknown_xmm(ia32_code_gen_t *cg); +ir_node *ia32_new_Unknown_vfp(ia32_code_gen_t *cg); + +/** + * Returns the unique per irg FPU truncation mode node. + */ +ir_node *ia32_new_Fpu_truncate(ia32_code_gen_t *cg); + +/** + * Split instruction with source AM into Load and separate instruction. + * @return result of the Load + */ +ir_node *turn_back_am(ir_node *node); + +/** + * Maps all intrinsic calls that the backend support + * and map all instructions the backend did not support + * to runtime calls. + */ +void ia32_handle_intrinsics(void); + +/** + * Ia32 implementation. + * + * @param method the method type of the emulation function entity + * @param op the emulated ir_op + * @param imode the input mode of the emulated opcode + * @param omode the output mode of the emulated opcode + * @param context the context parameter + */ +ir_entity *ia32_create_intrinsic_fkt(ir_type *method, const ir_op *op, + const ir_mode *imode, const ir_mode *omode, + void *context); -typedef struct _ia32_code_gen_t { - const arch_code_generator_if_t *impl; /* implementation */ - ir_graph *irg; /* current irg */ - FILE *out; /* output file */ - const arch_env_t *arch_env; /* the arch env */ - set *reg_set; /* set to memorize registers for non-ia32 nodes (e.g. phi nodes) */ - firm_dbg_module_t *mod; /* debugging module */ - int emit_decls; /* flag indicating if decls were already emitted */ - int has_alloca; /* indicates whether the irg contains an alloca or not */ - const ia32_register_req_t **reg_param_req; /* hold the requirements for the reg param nodes */ -} ia32_code_gen_t; - -typedef struct _ia32_isa_t { - const arch_isa_if_t *impl; - int num_codegens; - set *reg_projnum_map; -} ia32_isa_t; - -typedef struct _ia32_irn_ops_t { - const arch_irn_ops_if_t *impl; - ia32_code_gen_t *cg; -} ia32_irn_ops_t; - -/* this is a struct to minimize the number of parameters - for transformation walker */ -typedef struct _ia32_transform_env_t { - const arch_env_t *arch_env; /**<< The arch_env */ - firm_dbg_module_t *mod; /**<< The firm debugger */ - dbg_info *dbg; /**<< The node debug info */ - ir_graph *irg; /**<< The irg, the node should be created in */ - ir_node *block; /**<< The block, the node should belong to */ - ir_node *irn; /**<< The irn, to be transformed */ - ir_mode *mode; /**<< The mode of the irn */ - ia32_code_gen_t *cg; /**<< The code generator */ -} ia32_transform_env_t; - -#endif /* _BEARCH_IA32_T_H_ */ +#endif