#include "../benode_t.h"
#include "../besched.h"
+#include "../beabi.h"
#include "bearch_ia32_t.h"
*
****************************************************************************************************/
+/**
+ * Returns 1 if irn is a Const representing 0, 0 otherwise
+ */
+static INLINE int is_ia32_Const_0(ir_node *irn) {
+ return is_ia32_Const(irn) ? classify_tarval(get_ia32_Immop_tarval(irn)) == TV_CLASSIFY_NULL : 0;
+}
+
+/**
+ * Returns 1 if irn is a Const representing 1, 0 otherwise
+ */
+static INLINE int is_ia32_Const_1(ir_node *irn) {
+ return is_ia32_Const(irn) ? classify_tarval(get_ia32_Immop_tarval(irn)) == TV_CLASSIFY_ONE : 0;
+}
+
+/**
+ * Returns the Proj representing the UNKNOWN register for given mode.
+ */
+static ir_node *be_get_unknown_for_mode(ia32_code_gen_t *cg, ir_mode *mode) {
+ be_abi_irg_t *babi = cg->birg->abi;
+ const arch_register_t *unknwn_reg = NULL;
+
+ if (mode_is_float(mode)) {
+ unknwn_reg = USE_SSE2(cg) ? &ia32_xmm_regs[REG_XMM_UKNWN] : &ia32_vfp_regs[REG_VFP_UKNWN];
+ }
+ else {
+ unknwn_reg = &ia32_gp_regs[REG_GP_UKNWN];
+ }
+
+ return be_abi_get_callee_save_irn(babi, unknwn_reg);
+}
+
/**
* Gets the Proj with number pn from irn.
*/
return NULL;
}
+typedef ir_node *set_func_t(dbg_info *db, ir_graph *irg, ir_node *block, ir_node *cmp_a, ir_node *cmp_b, ir_mode *mode);
+typedef ir_node *cmov_func_t(dbg_info *db, ir_graph *irg, ir_node *block, ir_node *cmp_a, ir_node *cmp_b, \
+ ir_node *psi_true, ir_node *psi_default, ir_mode *mode);
/**
* Transforms a Psi node into CMov.
* @return The transformed node.
*/
static ir_node *gen_Psi(ia32_transform_env_t *env) {
- ir_node *node = env->irn;
- ir_node *cmp_proj = get_Mux_sel(node);
- ir_node *cmp, *cmp_a, *cmp_b, *new_op;
+ ia32_code_gen_t *cg = env->cg;
+ dbg_info *dbg = env->dbg;
+ ir_graph *irg = env->irg;
+ ir_mode *mode = env->mode;
+ ir_node *block = env->block;
+ ir_node *node = env->irn;
+ ir_node *cmp_proj = get_Mux_sel(node);
+ ir_node *psi_true = get_Psi_val(node, 0);
+ ir_node *psi_default = get_Psi_default(node);
+ ir_node *noreg = ia32_new_NoReg_gp(cg);
+ ir_node *nomem = new_rd_NoMem(irg);
+ ir_node *cmp, *cmp_a, *cmp_b, *and1, *and2, *new_op, *c1, *c2 = NULL;
+ int pnc;
+
assert(get_irn_mode(cmp_proj) == mode_b && "Condition for Psi must have mode_b");
cmp = get_Proj_pred(cmp_proj);
cmp_a = get_Cmp_left(cmp);
cmp_b = get_Cmp_right(cmp);
+ pnc = get_Proj_proj(cmp_proj);
+
+ if (mode_is_float(mode)) {
+ /* floating point psi */
+ FP_USED(cg);
+
+ /* 1st case: compare operands are float too */
+ if (USE_SSE2(cg)) {
+ /* psi(cmp(a, b), t, f) can be done as: */
+ /* tmp = cmp a, b */
+ /* tmp2 = t and tmp */
+ /* tmp3 = f and not tmp */
+ /* res = tmp2 or tmp3 */
+
+ /* in case the compare operands are int, we move them into xmm register */
+ if (! mode_is_float(get_irn_mode(cmp_a))) {
+ c1 = new_rd_ia32_Conv_I2FP(dbg, irg, block, noreg, noreg, cmp_a, nomem);
+ set_ia32_src_mode(c1, get_irn_mode(cmp_a));
+ set_ia32_tgt_mode(c1, mode_D);
+ set_ia32_am_support(c1, ia32_am_Source);
+ SET_IA32_ORIG_NODE(c1, ia32_get_old_node_name(cg, node));
+ c2 = new_rd_ia32_Conv_I2FP(dbg, irg, block, noreg, noreg, cmp_b, nomem);
+ set_ia32_src_mode(c2, get_irn_mode(cmp_b));
+ set_ia32_tgt_mode(c2, mode_D);
+ set_ia32_am_support(c2, ia32_am_Source);
+ SET_IA32_ORIG_NODE(c2, ia32_get_old_node_name(cg, node));
+
+ cmp_a = new_rd_Proj(dbg, irg, block, c1, mode_D, 0);
+ cmp_b = new_rd_Proj(dbg, irg, block, c2, mode_D, 0);
+
+ pnc += pn_Cmp_Uo; /* transform integer compare to fp compare */
+ }
+ new_op = new_rd_ia32_xCmp(dbg, irg, block, noreg, noreg, cmp_a, cmp_b, nomem);
+ set_ia32_pncode(new_op, pnc);
+ set_ia32_am_support(new_op, ia32_am_Source);
+ set_ia32_res_mode(new_op, mode);
+ SET_IA32_ORIG_NODE(new_op, ia32_get_old_node_name(cg, node));
+ new_op = new_rd_Proj(dbg, irg, block, new_op, mode, 0);
+
+ and1 = new_rd_ia32_xAnd(dbg, irg, block, noreg, noreg, psi_true, new_op, nomem);
+ set_ia32_am_support(and1, ia32_am_Source);
+ set_ia32_res_mode(and1, mode);
+ SET_IA32_ORIG_NODE(and1, ia32_get_old_node_name(cg, node));
+ and1 = new_rd_Proj(dbg, irg, block, and1, mode, 0);
+
+ and2 = new_rd_ia32_xAndNot(dbg, irg, block, noreg, noreg, psi_default, new_op, nomem);
+ set_ia32_am_support(and2, ia32_am_Source);
+ set_ia32_res_mode(and2, mode);
+ SET_IA32_ORIG_NODE(and2, ia32_get_old_node_name(cg, node));
+ and2 = new_rd_Proj(dbg, irg, block, and2, mode, 0);
+
+ new_op = new_rd_ia32_xOr(dbg, irg, block, noreg, noreg, and1, and2, nomem);
+ set_ia32_am_support(new_op, ia32_am_Source);
+ set_ia32_res_mode(new_op, mode);
+ SET_IA32_ORIG_NODE(new_op, ia32_get_old_node_name(cg, node));
+ new_op = new_rd_Proj(dbg, irg, block, new_op, mode, 0);
+ }
+ else {
+ /* x87 FPU */
+ assert(0);
+ //new_op = new_rd_ia32_vfCMov(dbg, irg, block, cmp_a, cmp_b, psi_true, psi_default, mode);
+ //set_ia32_pncode(new_op, pnc);
+ //SET_IA32_ORIG_NODE(new_op, ia32_get_old_node_name(env->cg, node));
+ }
+ }
+ else {
+ /* integer psi */
+ set_func_t *set_func = NULL;
+ cmov_func_t *cmov_func = NULL;
+
+ if (mode_is_float(get_irn_mode(cmp_a))) {
+ /* 1st case: compare operands are floats */
+ FP_USED(cg);
+
+ if (USE_SSE2(cg)) {
+ /* SSE FPU */
+ set_func = new_rd_ia32_xCmpSet;
+ cmov_func = new_rd_ia32_xCmpCMov;
+ }
+ else {
+ /* x87 FPU */
+ set_func = new_rd_ia32_vfCmpSet;
+ cmov_func = new_rd_ia32_vfCmpCMov;
+ }
+ }
+ else {
+ /* 2nd case: compare operand are integer too */
+ set_func = new_rd_ia32_Set;
+ cmov_func = new_rd_ia32_CMov;
+ }
- new_op = new_rd_ia32_CMov(env->dbg, env->irg, env->block, \
- cmp_a, cmp_b, get_Psi_val(node, 0), get_Psi_default(node), env->mode);
+ /* create the nodes */
- set_ia32_pncode(new_op, get_Proj_proj(cmp_proj));
+ if (is_ia32_Const_1(psi_true) && is_ia32_Const_0(psi_default)) {
+ /* first case for SETcc: default is 0, set to 1 iff condition is true */
+ new_op = set_func(dbg, irg, block, cmp_a, cmp_b, mode);
+ set_ia32_pncode(new_op, pnc);
+ }
+ else if (is_ia32_Const_0(psi_true) && is_ia32_Const_1(psi_default)) {
+ /* second case for SETcc: default is 1, set to 0 iff condition is true: */
+ /* we invert condition and set default to 0 */
+ new_op = set_func(dbg, irg, block, cmp_a, cmp_b, mode);
+ set_ia32_pncode(new_op, get_inversed_pnc(pnc));
+ }
+ else {
+ /* otherwise: use CMOVcc */
+ new_op = cmov_func(dbg, irg, block, cmp_a, cmp_b, psi_true, psi_default, mode);
+ set_ia32_pncode(new_op, pnc);
+ }
- SET_IA32_ORIG_NODE(new_op, ia32_get_old_node_name(env->cg, env->irn));
+ SET_IA32_ORIG_NODE(new_op, ia32_get_old_node_name(cg, node));
+ }
return new_op;
}
ia32_code_gen_t *cg = (ia32_code_gen_t *)env;
ir_op *op = get_irn_op(node);
ir_node *asm_node = NULL;
+ int i;
if (is_Block(node))
return;
+ /* link arguments pointing to Unknown to the UNKNOWN Proj */
+ for (i = get_irn_arity(node) - 1; i >= 0; i--) {
+ if (is_Unknown(get_irn_n(node, i)))
+ set_irn_n(node, i, be_get_unknown_for_mode(cg, get_irn_mode(get_irn_n(node, i))));
+ }
+
DBG((cg->mod, LEVEL_1, "check %+F ... ", node));
if (op->ops.generic) {
ia32_transform_env_t tenv;
projects / libfirm / blobdiff