# $Id$
# This is the specification for the ia32 assembler Firm-operations
-use File::Basename;
-
-my $myname = $0;
-
-# the cpu architecture (ia32, ia64, mips, sparc, ppc, ...)
$arch = "ia32";
-# The node description is done as a perl hash initializer with the
-# following structure:
-#
-# %nodes = (
-#
-# <op-name> => {
-# op_flags => "N|L|C|X|I|F|Y|H|c|K|n",
-# irn_flags => "R|N"
-# arity => "0|1|2|3 ... |variable|dynamic|any",
-# state => "floats|pinned|mem_pinned|exc_pinned",
-# args => [
-# { type => "type 1", name => "name 1" },
-# { type => "type 2", name => "name 2" },
-# ...
-# ],
-# comment => "any comment for constructor",
-# reg_req => { in => [ "reg_class|register" ], out => [ "reg_class|register|in_rX" ] },
-# cmp_attr => "c source code for comparing node attributes",
-# outs => { "out1", "out2" } # optional, creates pn_op_out1, ... consts
-# ins => { "in1", "in2" } # optional, creates n_op_in1, ... consts
-# mode => "mode_Iu" # optional, predefines the mode
-# emit => "emit code with templates",
-# attr => "additional attribute arguments for constructor",
-# init_attr => "emit attribute initialization template",
-# hash_func => "name of the hash function for this operation",
-# latency => "latency of this operation (can be float)"
-# attr_type => "name of the attribute struct",
-# modified_flags => [ "CF", ... ] # optional, list of modified flags
-# },
-#
-# ... # (all nodes you need to describe)
-#
-# ); # close the %nodes initializer
-
-# op_flags: flags for the operation, OPTIONAL (default is "N")
-# the op_flags correspond to the firm irop_flags:
-# N irop_flag_none
-# L irop_flag_labeled
-# C irop_flag_commutative
-# X irop_flag_cfopcode
-# I irop_flag_ip_cfopcode
-# F irop_flag_fragile
-# Y irop_flag_forking
-# H irop_flag_highlevel
-# c irop_flag_constlike
-# K irop_flag_keep
-# NB irop_flag_dump_noblock
-# NI irop_flag_dump_noinput
-#
-# irn_flags: special node flags, OPTIONAL (default is 0)
-# following irn_flags are supported:
-# R rematerializeable
-# N not spillable
-#
-# state: state of the operation, OPTIONAL (default is "floats")
-#
-# arity: arity of the operation, MUST NOT BE OMITTED
-#
-# args: the OPTIONAL arguments of the node constructor (debug, irg and block
-# are always the first 3 arguments and are always autmatically
-# created)
-# If this key is missing the following arguments will be created:
-# for i = 1 .. arity: ir_node *op_i
-# ir_mode *mode
-#
-# outs: if a node defines more than one output, the names of the projections
-# nodes having outs having automatically the mode mode_T
-# example: [ "frame", "stack", "M" ]
-#
-# comment: OPTIONAL comment for the node constructor
-#
-# rd_constructor: for every operation there will be a
-# new_rd_<arch>_<op-name> function with the arguments from above
-# which creates the ir_node corresponding to the defined operation
-# you can either put the complete source code of this function here
-#
-# This key is OPTIONAL. If omitted, the following constructor will
-# be created:
-# if (!op_<arch>_<op-name>) assert(0);
-# for i = 1 to arity
-# set in[i] = op_i
-# done
-# res = new_ir_node(db, irg, block, op_<arch>_<op-name>, mode, arity, in)
-# return res
-#
-# NOTE: rd_constructor and args are only optional if and only if arity is 0,1,2 or 3
-#
-
# register types:
-# 0 - no special type
-# 1 - caller save (register must be saved by the caller of a function)
-# 2 - callee save (register must be saved by the called function)
-# 4 - ignore (do not automatically assign this register)
-# 8 - emitter can choose an arbitrary register of this class
-# 16 - the register is a virtual one
-# 32 - register represents a state
+$normal = 0; # no special type
+$caller_save = 1; # caller save (register must be saved by the caller of a function)
+$callee_save = 2; # callee save (register must be saved by the called function)
+$ignore = 4; # ignore (do not assign this register)
+$arbitrary = 8; # emitter can choose an arbitrary register of this class
+$virtual = 16; # the register is a virtual one
+$state = 32; # register represents a state
# NOTE: Last entry of each class is the largest Firm-Mode a register can hold
%reg_classes = (
gp => [
- { name => "edx", type => 1 },
- { name => "ecx", type => 1 },
- { name => "eax", type => 1 },
- { name => "ebx", type => 2 },
- { name => "esi", type => 2 },
- { name => "edi", type => 2 },
- { name => "ebp", type => 2 },
- { name => "esp", type => 4 },
- { name => "gp_NOREG", type => 4 | 8 | 16 }, # we need a dummy register for NoReg nodes
+ { name => "edx", type => $caller_save },
+ { name => "ecx", type => $caller_save },
+ { name => "eax", type => $caller_save },
+ { name => "ebx", type => $callee_save },
+ { name => "esi", type => $callee_save },
+ { name => "edi", type => $callee_save },
+ { name => "ebp", type => $callee_save },
+ { name => "esp", type => $ignore },
+ { name => "gp_NOREG", type => $ignore | $arbitrary | $virtual }, # we need a dummy register for NoReg nodes
{ mode => "mode_Iu" }
],
mmx => [
- { name => "mm0", type => 4 },
- { name => "mm1", type => 4 },
- { name => "mm2", type => 4 },
- { name => "mm3", type => 4 },
- { name => "mm4", type => 4 },
- { name => "mm5", type => 4 },
- { name => "mm6", type => 4 },
- { name => "mm7", type => 4 },
+ { name => "mm0", type => $ignore },
+ { name => "mm1", type => $ignore },
+ { name => "mm2", type => $ignore },
+ { name => "mm3", type => $ignore },
+ { name => "mm4", type => $ignore },
+ { name => "mm5", type => $ignore },
+ { name => "mm6", type => $ignore },
+ { name => "mm7", type => $ignore },
{ mode => "mode_E", flags => "manual_ra" }
],
xmm => [
- { name => "xmm0", type => 1 },
- { name => "xmm1", type => 1 },
- { name => "xmm2", type => 1 },
- { name => "xmm3", type => 1 },
- { name => "xmm4", type => 1 },
- { name => "xmm5", type => 1 },
- { name => "xmm6", type => 1 },
- { name => "xmm7", type => 1 },
- { name => "xmm_NOREG", type => 4 | 16 }, # we need a dummy register for NoReg nodes
+ { name => "xmm0", type => $caller_save },
+ { name => "xmm1", type => $caller_save },
+ { name => "xmm2", type => $caller_save },
+ { name => "xmm3", type => $caller_save },
+ { name => "xmm4", type => $caller_save },
+ { name => "xmm5", type => $caller_save },
+ { name => "xmm6", type => $caller_save },
+ { name => "xmm7", type => $caller_save },
+ { name => "xmm_NOREG", type => $ignore | $virtual }, # we need a dummy register for NoReg nodes
{ mode => "mode_E" }
],
vfp => [
- { name => "vf0", type => 1 },
- { name => "vf1", type => 1 },
- { name => "vf2", type => 1 },
- { name => "vf3", type => 1 },
- { name => "vf4", type => 1 },
- { name => "vf5", type => 1 },
- { name => "vf6", type => 1 },
- { name => "vf7", type => 1 },
- { name => "vfp_NOREG", type => 4 | 8 | 16 }, # we need a dummy register for NoReg nodes
+ { name => "vf0", type => $caller_save },
+ { name => "vf1", type => $caller_save },
+ { name => "vf2", type => $caller_save },
+ { name => "vf3", type => $caller_save },
+ { name => "vf4", type => $caller_save },
+ { name => "vf5", type => $caller_save },
+ { name => "vf6", type => $caller_save },
+ { name => "vf7", type => $caller_save },
+ { name => "vfp_NOREG", type => $ignore | $arbitrary | $virtual }, # we need a dummy register for NoReg nodes
{ mode => "mode_E" }
],
st => [
- { name => "st0", realname => "st", type => 4 },
- { name => "st1", realname => "st(1)", type => 4 },
- { name => "st2", realname => "st(2)", type => 4 },
- { name => "st3", realname => "st(3)", type => 4 },
- { name => "st4", realname => "st(4)", type => 4 },
- { name => "st5", realname => "st(5)", type => 4 },
- { name => "st6", realname => "st(6)", type => 4 },
- { name => "st7", realname => "st(7)", type => 4 },
+ { name => "st0", realname => "st", type => $ignore },
+ { name => "st1", realname => "st(1)", type => $ignore },
+ { name => "st2", realname => "st(2)", type => $ignore },
+ { name => "st3", realname => "st(3)", type => $ignore },
+ { name => "st4", realname => "st(4)", type => $ignore },
+ { name => "st5", realname => "st(5)", type => $ignore },
+ { name => "st6", realname => "st(6)", type => $ignore },
+ { name => "st7", realname => "st(7)", type => $ignore },
{ mode => "mode_E", flags => "manual_ra" }
],
fp_cw => [ # the floating point control word
- { name => "fpcw", type => 4|32 },
- { mode => "mode_fpcw", flags => "manual_ra|state" }
+ { name => "fpcw", type => $ignore | $state },
+ { mode => "ia32_mode_fpcw", flags => "manual_ra|state" }
],
flags => [
{ name => "eflags", type => 0 },
"\tinit_ia32_call_attributes(res, pop, call_tp);",
ia32_condcode_attr_t =>
"\tinit_ia32_attributes(res, flags, in_reqs, exec_units, n_res);\n".
- "\tinit_ia32_condcode_attributes(res, pnc);",
+ "\tinit_ia32_condcode_attributes(res, condition_code);",
+ ia32_switch_attr_t =>
+ "\tinit_ia32_attributes(res, flags, in_reqs, exec_units, n_res);\n".
+ "\tinit_ia32_switch_attributes(res, default_pn);",
ia32_copyb_attr_t =>
"\tinit_ia32_attributes(res, flags, in_reqs, exec_units, n_res);\n".
"\tinit_ia32_copyb_attributes(res, size);",
);
%compare_attr = (
- ia32_asm_attr_t => "ia32_compare_asm_attr",
+ ia32_asm_attr_t => "ia32_compare_asm_attr",
ia32_attr_t => "ia32_compare_nodes_attr",
ia32_call_attr_t => "ia32_compare_call_attr",
ia32_condcode_attr_t => "ia32_compare_condcode_attr",
+ ia32_switch_attr_t => "ia32_compare_switch_attr",
ia32_copyb_attr_t => "ia32_compare_copyb_attr",
ia32_immediate_attr_t => "ia32_compare_immediate_attr",
ia32_x87_attr_t => "ia32_compare_x87_attr",
$mode_xmm = "mode_E";
$mode_gp = "mode_Iu";
$mode_flags = "mode_Iu";
-$mode_fpcw = "mode_fpcw";
+$mode_fpcw = "ia32_mode_fpcw";
$status_flags = [ "CF", "PF", "AF", "ZF", "SF", "OF" ];
$status_flags_wo_cf = [ "PF", "AF", "ZF", "SF", "OF" ];
$fpcw_flags = [ "FP_IM", "FP_DM", "FP_ZM", "FP_OM", "FP_UM", "FP_PM",
Immediate => {
state => "pinned",
- op_flags => "c",
+ op_flags => [ "constlike" ],
+ irn_flags => [ "not_scheduled" ],
reg_req => { out => [ "gp_NOREG:I" ] },
attr => "ir_entity *symconst, int symconst_sign, int no_pic_adjust, long offset",
attr_type => "ia32_immediate_attr_t",
# "allocates" a free register
ProduceVal => {
- op_flags => "c|n",
- irn_flags => "R",
+ op_flags => [ "constlike", "cse_neutral" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "gp" ] },
emit => "",
units => [ ],
},
Add => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp", "gp" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
AddMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
AddMem8Bit => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "eax ebx ecx edx" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
l_Add => {
- op_flags => "C",
+ op_flags => [ "constlike" ],
reg_req => { in => [ "none", "none" ], out => [ "none" ] },
ins => [ "left", "right" ],
},
l_Mul => {
# we should not rematrialize this node. It produces 2 results and has
# very strict constraints
- op_flags => "C",
+ op_flags => [ "constlike" ],
cmp_attr => "return 1;",
reg_req => { in => [ "none", "none" ],
out => [ "none", "none", "none", "none" ] },
},
IMul => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
# TODO: adjust out requirements for the 3 operand form
# (no need for should_be_same then)
},
IMul1OP => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "eax", "gp" ],
out => [ "eax", "flags", "none", "edx" ] },
},
l_IMul => {
- op_flags => "C",
+ op_flags => [ "constlike" ],
cmp_attr => "return 1;",
reg_req => { in => [ "none", "none" ],
out => [ "none", "none", "none", "none" ] },
},
And => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp", "gp" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
AndMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
AndMem8Bit => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "eax ebx ecx edx" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
Or => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp", "gp" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
OrMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
OrMem8Bit => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "eax ebx ecx edx" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
Xor => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp", "gp" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
Xor0 => {
- op_flags => "c",
- irn_flags => "R",
+ op_flags => [ "constlike" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "gp", "flags" ] },
outs => [ "res", "flags" ],
emit => ". xor%M %D0, %D0",
},
XorMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
XorMem8Bit => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "eax ebx ecx edx" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
Sub => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp", "gp" ],
out => [ "in_r4", "flags", "none" ] },
},
SubMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "subtrahend" ],
},
SubMem8Bit => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "eax ebx ecx edx" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "subtrahend" ],
Sbb0 => {
# Spiller currently fails when rematerializing flag consumers
- # irn_flags => "R",
+ # irn_flags => [ "rematerializable" ],
reg_req => { in => [ "flags" ], out => [ "gp", "flags" ] },
outs => [ "res", "flags" ],
emit => ". sbb%M %D0, %D0",
},
IDiv => {
- op_flags => "F|L",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp", "eax", "edx" ],
out => [ "eax", "flags", "none", "edx", "none" ] },
},
Div => {
- op_flags => "F|L",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp", "eax", "edx" ],
out => [ "eax", "flags", "none", "edx", "none" ] },
},
Shl => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp", "ecx" ],
out => [ "in_r1 !in_r2", "flags" ] },
ins => [ "val", "count" ],
},
ShlMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "ecx" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "count" ],
},
ShlD => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp", "gp", "ecx" ],
out => [ "in_r1 !in_r2 !in_r3", "flags" ] },
ins => [ "val_high", "val_low", "count" ],
},
Shr => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp", "ecx" ],
out => [ "in_r1 !in_r2", "flags" ] },
ins => [ "val", "count" ],
},
ShrMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "ecx" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "count" ],
},
ShrD => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp", "gp", "ecx" ],
out => [ "in_r1 !in_r2 !in_r3", "flags" ] },
ins => [ "val_high", "val_low", "count" ],
},
Sar => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp", "ecx" ],
out => [ "in_r1 !in_r2", "flags" ] },
ins => [ "val", "count" ],
},
SarMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "ecx" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "count" ],
},
Ror => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp", "ecx" ],
out => [ "in_r1 !in_r2", "flags" ] },
ins => [ "val", "count" ],
},
RorMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "ecx" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "count" ],
},
Rol => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp", "ecx" ],
out => [ "in_r1 !in_r2", "flags" ] },
ins => [ "val", "count" ],
},
RolMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "ecx" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "count" ],
},
Neg => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp" ],
out => [ "in_r1", "flags" ] },
emit => '. neg%M %S0',
},
NegMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "none" ] },
ins => [ "base", "index", "mem" ],
},
Minus64Bit => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp", "gp" ], out => [ "in_r1", "in_r2" ] },
outs => [ "low_res", "high_res" ],
units => [ "GP" ],
Inc => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp" ],
out => [ "in_r1", "flags" ] },
ins => [ "val" ],
},
IncMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "none" ] },
ins => [ "base", "index", "mem" ],
},
Dec => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp" ],
out => [ "in_r1", "flags" ] },
ins => [ "val" ],
},
DecMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "none" ] },
ins => [ "base", "index", "mem" ],
},
Not => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp" ],
out => [ "in_r1" ] },
ins => [ "val" ],
},
NotMem => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "none" ] },
ins => [ "base", "index", "mem" ],
},
Cmp => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp", "gp" ],
out => [ "flags", "none", "none" ] },
outs => [ "eflags", "unused", "M" ],
am => "source,binary",
emit => '. cmp%M %binop',
- attr => "int ins_permuted, int cmp_unsigned",
- init_attr => "attr->data.ins_permuted = ins_permuted;\n".
- "\tattr->data.cmp_unsigned = cmp_unsigned;\n",
+ attr => "bool ins_permuted",
+ init_attr => "attr->data.ins_permuted = ins_permuted;",
latency => 1,
units => [ "GP" ],
mode => $mode_flags,
},
Cmp8Bit => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "eax ebx ecx edx", "eax ebx ecx edx" ] ,
out => [ "flags", "none", "none" ] },
outs => [ "eflags", "unused", "M" ],
am => "source,binary",
emit => '. cmpb %binop',
- attr => "int ins_permuted, int cmp_unsigned",
- init_attr => "attr->data.ins_permuted = ins_permuted;\n".
- "\tattr->data.cmp_unsigned = cmp_unsigned;\n",
+ attr => "bool ins_permuted",
+ init_attr => "attr->data.ins_permuted = ins_permuted;",
latency => 1,
units => [ "GP" ],
mode => $mode_flags,
modified_flags => $status_flags
},
+XorHighLow => {
+ irn_flags => [ "rematerializable" ],
+ state => "exc_pinned",
+ reg_req => { in => [ "eax ebx ecx edx" ],
+ out => [ "in_r1", "flags" ] },
+ emit => '. xorb %SH0, %SB0',
+ ins => [ "value" ],
+ outs => [ "res", "flags" ],
+ units => [ "GP" ],
+ latency => 1,
+ mode => $mode_gp,
+ modified_flags => $status_flags,
+},
+
Test => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp", "gp" ] ,
out => [ "flags", "none", "none" ] },
outs => [ "eflags", "unused", "M" ],
am => "source,binary",
emit => '. test%M %binop',
- attr => "int ins_permuted, int cmp_unsigned",
- init_attr => "attr->data.ins_permuted = ins_permuted;\n".
- "\tattr->data.cmp_unsigned = cmp_unsigned;\n",
+ attr => "bool ins_permuted",
+ init_attr => "attr->data.ins_permuted = ins_permuted;",
latency => 1,
units => [ "GP" ],
mode => $mode_flags,
},
Test8Bit => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "eax ebx ecx edx", "eax ebx ecx edx" ] ,
out => [ "flags", "none", "none" ] },
outs => [ "eflags", "unused", "M" ],
am => "source,binary",
emit => '. testb %binop',
- attr => "int ins_permuted, int cmp_unsigned",
- init_attr => "attr->data.ins_permuted = ins_permuted;\n".
- "\tattr->data.cmp_unsigned = cmp_unsigned;\n",
+ attr => "bool ins_permuted",
+ init_attr => "attr->data.ins_permuted = ins_permuted;",
latency => 1,
units => [ "GP" ],
mode => $mode_flags,
},
Setcc => {
- #irn_flags => "R",
+ #irn_flags => [ "rematerializable" ],
reg_req => { in => [ "eflags" ], out => [ "eax ebx ecx edx" ] },
ins => [ "eflags" ],
outs => [ "res" ],
attr_type => "ia32_condcode_attr_t",
- attr => "pn_Cmp pnc",
+ attr => "ia32_condition_code_t condition_code",
# The way we handle Setcc with float nodes (potentially) destroys the flags
# (when we emit the setX; setp; orb and the setX;setnp;andb sequences)
init_attr => "set_ia32_ls_mode(res, mode_Bu);\n"
- . "\tif ((pnc & ia32_pn_Cmp_float) && ((pnc & 0xf) != pn_Cmp_Uo) && ((pnc & 0xf) != pn_Cmp_Leg)) {\n"
+ . "\tif (condition_code & ia32_cc_additional_float_cases) {\n"
. "\t\tarch_irn_add_flags(res, arch_irn_flags_modify_flags);\n"
. "\t\t/* attr->latency = 3; */\n"
. "\t}\n",
},
SetccMem => {
- #irn_flags => "R",
+ #irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "eflags" ], out => [ "none" ] },
ins => [ "base", "index", "mem","eflags" ],
attr_type => "ia32_condcode_attr_t",
- attr => "pn_Cmp pnc",
+ attr => "ia32_condition_code_t condition_code",
init_attr => "set_ia32_ls_mode(res, mode_Bu);\n",
emit => '. set%CMP3 %AM',
latency => 1,
},
CMovcc => {
- #irn_flags => "R",
+ #irn_flags => [ "rematerializable" ],
state => "exc_pinned",
# (note: leave the false,true order intact to make it compatible with other
# ia32_binary ops)
outs => [ "res", "flags", "M" ],
am => "source,binary",
attr_type => "ia32_condcode_attr_t",
- attr => "pn_Cmp pnc",
+ attr => "ia32_condition_code_t condition_code",
latency => 1,
units => [ "GP" ],
mode => $mode_gp,
Jcc => {
state => "pinned",
- op_flags => "L|X|Y",
+ op_flags => [ "labeled", "cfopcode", "forking" ],
reg_req => { in => [ "eflags" ], out => [ "none", "none" ] },
ins => [ "eflags" ],
outs => [ "false", "true" ],
attr_type => "ia32_condcode_attr_t",
- attr => "pn_Cmp pnc",
+ attr => "ia32_condition_code_t condition_code",
latency => 2,
units => [ "BRANCH" ],
},
SwitchJmp => {
state => "pinned",
- op_flags => "L|X|Y",
+ op_flags => [ "labeled", "cfopcode", "forking" ],
reg_req => { in => [ "gp" ] },
mode => "mode_T",
- attr_type => "ia32_condcode_attr_t",
- attr => "long pnc",
+ attr_type => "ia32_switch_attr_t",
+ attr => "long default_pn",
latency => 3,
units => [ "BRANCH" ],
modified_flags => $status_flags,
Jmp => {
state => "pinned",
- irn_flags => "J",
- op_flags => "X",
+ irn_flags => [ "simple_jump" ],
+ op_flags => [ "cfopcode" ],
reg_req => { out => [ "none" ] },
latency => 1,
units => [ "BRANCH" ],
IJmp => {
state => "pinned",
- op_flags => "X",
+ op_flags => [ "cfopcode" ],
reg_req => { in => [ "gp", "gp", "none", "gp" ] },
ins => [ "base", "index", "mem", "target" ],
am => "source,unary",
},
Const => {
- op_flags => "c",
- irn_flags => "R",
+ op_flags => [ "constlike" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "gp" ] },
units => [ "GP" ],
attr => "ir_entity *symconst, int symconst_sign, int no_pic_adjust, long offset",
},
Unknown => {
- op_flags => "c",
- irn_flags => "R",
+ op_flags => [ "constlike" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "gp" ] },
latency => 0,
emit => '',
},
GetEIP => {
- op_flags => "c",
+ op_flags => [ "constlike" ],
reg_req => { out => [ "gp" ] },
units => [ "GP" ],
latency => 5,
NoReg_GP => {
state => "pinned",
- op_flags => "c|NB|NI",
+ op_flags => [ "constlike", "dump_noblock", "dump_noinput" ],
+ irn_flags => [ "not_scheduled" ],
reg_req => { out => [ "gp_NOREG:I" ] },
units => [],
emit => "",
NoReg_VFP => {
state => "pinned",
- op_flags => "c|NB|NI",
+ op_flags => [ "constlike", "dump_noblock", "dump_noinput" ],
+ irn_flags => [ "not_scheduled" ],
reg_req => { out => [ "vfp_NOREG:I" ] },
units => [],
emit => "",
NoReg_XMM => {
state => "pinned",
- op_flags => "c|NB|NI",
+ op_flags => [ "constlike", "dump_noblock", "dump_noinput" ],
+ irn_flags => [ "not_scheduled" ],
reg_req => { out => [ "xmm_NOREG:I" ] },
units => [],
emit => "",
ChangeCW => {
state => "pinned",
- op_flags => "c",
+ op_flags => [ "constlike" ],
+ irn_flags => [ "not_scheduled" ],
reg_req => { out => [ "fpcw:I" ] },
mode => $mode_fpcw,
latency => 3,
},
FldCW => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "fpcw:I" ] },
ins => [ "base", "index", "mem" ],
},
FnstCW => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "pinned",
reg_req => { in => [ "gp", "gp", "none", "fp_cw" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "fpcw" ],
},
FnstCWNOP => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "pinned",
reg_req => { in => [ "fp_cw" ], out => [ "none" ] },
ins => [ "fpcw" ],
# lateny of 0 for load is correct
Load => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ],
out => [ "gp", "none", "none", "none" ] },
},
Store => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ], out => [ "none", "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
Store8Bit => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "eax ebx ecx edx" ], out => ["none", "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
Lea => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp", "gp" ], out => [ "gp" ] },
ins => [ "base", "index" ],
emit => '. leal %AM, %D0',
outs => [ "frame", "stack" ],
latency => 3,
units => [ "GP" ],
+ state => "exc_pinned",
},
AddSP => {
},
RepPrefix => {
- op_flags => "K",
+ op_flags => [ "keep" ],
state => "pinned",
mode => "mode_M",
emit => ". rep",
},
LdTls => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "gp" ] },
units => [ "GP" ],
+ emit => ". movl %%gs:0, %D0",
+ mode => $mode_gp,
latency => 1,
},
# BT supports source address mode, but this is unused yet
#
Bt => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp" ], out => [ "flags" ] },
ins => [ "left", "right" ],
},
Bsf => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ],
out => [ "gp", "flags", "none" ] },
},
Bsr => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ],
out => [ "gp", "flags", "none" ] },
# SSE4.2 or SSE4a popcnt instruction
#
Popcnt => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ],
out => [ "gp", "flags", "none" ] },
# bswap
#
Bswap => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp" ],
out => [ "in_r1" ] },
emit => '. bswap%M %S0',
# bswap16, use xchg here
#
Bswap16 => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "eax ebx ecx edx" ],
out => [ "in_r1" ] },
emit => '. xchg %SB0, %SH0',
# outport
#
Outport => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "pinned",
reg_req => { in => [ "edx", "eax", "none" ], out => [ "none" ] },
ins => [ "port", "value", "mem" ],
# inport
#
Inport => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "pinned",
reg_req => { in => [ "edx", "none" ], out => [ "eax", "none" ] },
ins => [ "port", "mem" ],
# Intel style prefetching
#
Prefetch0 => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "none" ] },
ins => [ "base", "index", "mem" ],
},
Prefetch1 => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "none" ] },
ins => [ "base", "index", "mem" ],
},
Prefetch2 => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "none" ] },
ins => [ "base", "index", "mem" ],
},
PrefetchNTA => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "none" ] },
ins => [ "base", "index", "mem" ],
# 3DNow! prefetch instructions
#
Prefetch => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "none" ] },
ins => [ "base", "index", "mem" ],
},
PrefetchW => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "none" ] },
ins => [ "base", "index", "mem" ],
# produces a 0/+0.0
xZero => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "xmm" ] },
emit => '. xorp%XSD %D0, %D0',
latency => 3,
},
xUnknown => {
- op_flags => "c",
- irn_flags => "R",
+ op_flags => [ "constlike" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "xmm" ] },
emit => '',
latency => 0,
},
xPzero => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "xmm" ] },
emit => '. pxor %D0, %D0',
latency => 3,
# produces all 1 bits
xAllOnes => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "xmm" ] },
emit => '. pcmpeqb %D0, %D0',
latency => 3,
# integer shift left, dword
xPslld => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "xmm", "xmm" ], out => [ "in_r1 !in_r2" ] },
emit => '. pslld %SI1, %D0',
latency => 3,
# integer shift left, qword
xPsllq => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "xmm", "xmm" ], out => [ "in_r1 !in_r2" ] },
emit => '. psllq %SI1, %D0',
latency => 3,
# integer shift right, dword
xPsrld => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "xmm", "xmm" ], out => [ "in_r1 !in_r2" ] },
emit => '. psrld %SI1, %D0',
latency => 1,
# mov from integer to SSE register
xMovd => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "gp" ], out => [ "xmm" ] },
emit => '. movd %S0, %D0',
latency => 1,
},
xAdd => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
xMul => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
xMax => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
xMin => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
xAnd => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
xOr => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
xXor => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "in_r4 in_r5", "flags", "none" ] },
},
xAndNot => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "in_r4 !in_r5", "flags", "none" ] },
},
xSub => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "in_r4", "flags", "none" ] },
},
xDiv => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "in_r4 !in_r5", "flags", "none" ] },
},
Ucomi => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm", "xmm" ],
out => [ "eflags" ] },
ins => [ "base", "index", "mem", "left", "right" ],
outs => [ "flags" ],
am => "source,binary",
- attr => "int ins_permuted",
+ attr => "bool ins_permuted",
init_attr => "attr->data.ins_permuted = ins_permuted;",
emit => ' .ucomi%XXM %binop',
latency => 3,
},
xLoad => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ],
out => [ "xmm", "none", "none", "none" ] },
},
xStore => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm" ], out => [ "none", "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
xStoreSimple => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm" ], out => [ "none" ] },
ins => [ "base", "index", "mem", "val" ],
},
CvtSI2SS => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ], out => [ "xmm" ] },
ins => [ "base", "index", "mem", "val" ],
},
CvtSI2SD => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "gp" ], out => [ "xmm" ] },
ins => [ "base", "index", "mem", "val" ],
l_LLtoFloat => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
cmp_attr => "return 1;",
ins => [ "val_high", "val_low" ],
reg_req => { in => [ "none", "none" ], out => [ "none" ] }
},
l_FloattoLL => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
cmp_attr => "return 1;",
ins => [ "val" ],
outs => [ "res_high", "res_low" ],
},
CopyB => {
- op_flags => "F|H",
+ op_flags => [ "fragile" ],
state => "pinned",
reg_req => { in => [ "edi", "esi", "ecx", "none" ], out => [ "edi", "esi", "ecx", "none" ] },
outs => [ "DST", "SRC", "CNT", "M" ],
},
CopyB_i => {
- op_flags => "F|H",
+ op_flags => [ "fragile" ],
state => "pinned",
reg_req => { in => [ "edi", "esi", "none" ], out => [ "edi", "esi", "none" ] },
outs => [ "DST", "SRC", "M" ],
# handler runs before spilling and we might end up with wrong fpcw then
vfadd => {
-# irn_flags => "R",
+# irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "vfp", "vfp", "fpcw" ],
out => [ "vfp", "none", "none" ] },
},
vfmul => {
-# irn_flags => "R",
+# irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "vfp", "vfp", "fpcw" ],
out => [ "vfp", "none", "none" ] },
},
vfsub => {
-# irn_flags => "R",
+# irn_flags => [ "rematerializable" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "vfp", "vfp", "fpcw" ],
out => [ "vfp", "none", "none" ] },
},
vfabs => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "vfp"], out => [ "vfp" ] },
ins => [ "value" ],
latency => 2,
},
vfchs => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "vfp"], out => [ "vfp" ] },
ins => [ "value" ],
latency => 2,
},
vfld => {
- irn_flags => "R",
- op_flags => "L|F",
+ irn_flags => [ "rematerializable" ],
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ],
out => [ "vfp", "none", "none", "none" ] },
},
vfst => {
- irn_flags => "R",
- op_flags => "L|F",
+ irn_flags => [ "rematerializable" ],
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "vfp" ],
out => [ "none", "none" ] },
},
vfldz => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
outs => [ "res" ],
latency => 4,
},
vfld1 => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
outs => [ "res" ],
latency => 4,
},
vfldpi => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
outs => [ "res" ],
latency => 4,
},
vfldln2 => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
outs => [ "res" ],
latency => 4,
},
vfldlg2 => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
outs => [ "res" ],
latency => 4,
},
vfldl2t => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
outs => [ "res" ],
latency => 4,
},
vfldl2e => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
outs => [ "res" ],
latency => 4,
vFucomFnstsw => {
# we can't allow to rematerialize this node so we don't
# accidently produce Phi(Fucom, Fucom(ins_permuted))
-# irn_flags => "R",
+# irn_flags => [ "rematerializable" ],
reg_req => { in => [ "vfp", "vfp" ], out => [ "eax" ] },
ins => [ "left", "right" ],
outs => [ "flags" ],
- attr => "int ins_permuted",
+ attr => "bool ins_permuted",
init_attr => "attr->attr.data.ins_permuted = ins_permuted;",
latency => 3,
units => [ "VFP" ],
},
vFucomi => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "vfp", "vfp" ], out => [ "eflags" ] },
ins => [ "left", "right" ],
outs => [ "flags" ],
- attr => "int ins_permuted",
+ attr => "bool ins_permuted",
init_attr => "attr->attr.data.ins_permuted = ins_permuted;",
latency => 3,
units => [ "VFP" ],
},
vFtstFnstsw => {
-# irn_flags => "R",
+# irn_flags => [ "rematerializable" ],
reg_req => { in => [ "vfp" ], out => [ "eax" ] },
ins => [ "left" ],
outs => [ "flags" ],
- attr => "int ins_permuted",
+ attr => "bool ins_permuted",
init_attr => "attr->attr.data.ins_permuted = ins_permuted;",
latency => 3,
units => [ "VFP" ],
},
Sahf => {
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
reg_req => { in => [ "eax" ], out => [ "eflags" ] },
ins => [ "val" ],
outs => [ "flags" ],
fsubr => {
state => "exc_pinned",
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
emit => '. fsubr%XM %x87_binop',
latency => 4,
attr_type => "ia32_x87_attr_t",
fsubrp => {
state => "exc_pinned",
- irn_flags => "R",
+ irn_flags => [ "rematerializable" ],
# see note about gas bugs before fsubp
emit => '. fsubp%XM %x87_binop',
latency => 4,
},
fchs => {
- op_flags => "R|K",
+ op_flags => [ "keep" ],
+ irn_flags => [ "rematerializable" ],
emit => '. fchs',
latency => 4,
attr_type => "ia32_x87_attr_t",
},
fld => {
- op_flags => "R|L|F",
+ irn_flags => [ "rematerializable" ],
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
emit => '. fld%XM %AM',
attr_type => "ia32_x87_attr_t",
},
fst => {
- op_flags => "R|L|F",
+ irn_flags => [ "rematerializable" ],
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
emit => '. fst%XM %AM',
mode => "mode_M",
},
fstp => {
- op_flags => "R|L|F",
+ irn_flags => [ "rematerializable" ],
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
emit => '. fstp%XM %AM',
mode => "mode_M",
},
fldz => {
- op_flags => "R|c|K",
- irn_flags => "R",
+ op_flags => [ "constlike", "keep" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
emit => '. fldz',
attr_type => "ia32_x87_attr_t",
},
fld1 => {
- op_flags => "R|c|K",
- irn_flags => "R",
+ op_flags => [ "constlike", "keep" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
emit => '. fld1',
attr_type => "ia32_x87_attr_t",
},
fldpi => {
- op_flags => "R|c|K",
- irn_flags => "R",
+ op_flags => [ "constlike", "keep" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
emit => '. fldpi',
attr_type => "ia32_x87_attr_t",
},
fldln2 => {
- op_flags => "R|c|K",
- irn_flags => "R",
+ op_flags => [ "constlike", "keep" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
emit => '. fldln2',
attr_type => "ia32_x87_attr_t",
},
fldlg2 => {
- op_flags => "R|c|K",
- irn_flags => "R",
+ op_flags => [ "constlike", "keep" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
emit => '. fldlg2',
attr_type => "ia32_x87_attr_t",
},
fldl2t => {
- op_flags => "R|c|K",
- irn_flags => "R",
+ op_flags => [ "constlike", "keep" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
emit => '. fldll2t',
attr_type => "ia32_x87_attr_t",
},
fldl2e => {
- op_flags => "R|c|K",
- irn_flags => "R",
+ op_flags => [ "constlike", "keep" ],
+ irn_flags => [ "rematerializable" ],
reg_req => { out => [ "vfp" ] },
emit => '. fldl2e',
attr_type => "ia32_x87_attr_t",
# Moreover, note the virtual register requierements!
fxch => {
- op_flags => "R|K",
+ op_flags => [ "keep" ],
reg_req => { out => [ "none" ] },
cmp_attr => "return 1;",
emit => '. fxch %X0',
},
fpush => {
- op_flags => "R|K",
+ op_flags => [ "keep" ],
reg_req => { out => [ "none" ] },
cmp_attr => "return 1;",
emit => '. fld %X0',
},
fpop => {
- op_flags => "K",
+ op_flags => [ "keep" ],
reg_req => { out => [ "none" ] },
cmp_attr => "return 1;",
emit => '. fstp %X0',
},
ffreep => {
- op_flags => "K",
+ op_flags => [ "keep" ],
reg_req => { out => [ "none" ] },
cmp_attr => "return 1;",
emit => '. ffreep %X0',
},
emms => {
- op_flags => "K",
+ op_flags => [ "keep" ],
reg_req => { out => [ "none" ] },
cmp_attr => "return 1;",
emit => '. emms',
},
femms => {
- op_flags => "K",
+ op_flags => [ "keep" ],
reg_req => { out => [ "none" ] },
cmp_attr => "return 1;",
emit => '. femms',
# Spilling and reloading of SSE registers, hardcoded, not generated #
xxLoad => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none" ], out => [ "xmm", "none" ] },
emit => '. movdqu %D0, %AM',
},
xxStore => {
- op_flags => "L|F",
+ op_flags => [ "fragile", "labeled" ],
state => "exc_pinned",
reg_req => { in => [ "gp", "gp", "none", "xmm" ] },
ins => [ "base", "index", "mem", "val" ],
projects / libfirm / blobdiff