# This is the specification for the ia32 assembler Firm-operations
# the cpu architecture (ia32, ia64, mips, sparc, ppc, ...)
-
$arch = "ia32";
+# this string marks the beginning of a comment in emit
+$comment_string = "/*";
+
+# the number of additional opcodes you want to register
+$additional_opcodes = 0;
+
# The node description is done as a perl hash initializer with the
# following structure:
#
# "reg_req" => { "in" => [ "reg_class|register" ], "out" => [ "reg_class|register|in_rX" ] },
# "cmp_attr" => "c source code for comparing node attributes",
# "emit" => "emit code with templates",
+# "attr" => "attitional attribute arguments for constructor"
+# "init_attr" => "emit attribute initialization template"
# "rd_constructor" => "c source code which constructs an ir_node"
# },
#
{ "name" => "edi", "type" => 2 },
{ "name" => "ebp", "type" => 2 },
{ "name" => "esp", "type" => 4 },
- { "name" => "xxx", "type" => 6 }, # we need a dummy register for NoReg and Unknown nodes
+ { "name" => "gp_NOREG", "type" => 6 }, # we need a dummy register for NoReg and Unknown nodes
{ "mode" => "mode_P" }
],
- "fp" => [
+ "xmm" => [
{ "name" => "xmm0", "type" => 1 },
{ "name" => "xmm1", "type" => 1 },
{ "name" => "xmm2", "type" => 1 },
{ "name" => "xmm5", "type" => 1 },
{ "name" => "xmm6", "type" => 1 },
{ "name" => "xmm7", "type" => 1 },
- { "name" => "xxxx", "type" => 6 }, # we need a dummy register for NoReg and Unknown nodes
+ { "name" => "xmm_NOREG", "type" => 6 }, # we need a dummy register for NoReg and Unknown nodes
{ "mode" => "mode_D" }
+ ],
+ "vfp" => [
+ { "name" => "vf0", "type" => 1 },
+ { "name" => "vf1", "type" => 1 },
+ { "name" => "vf2", "type" => 1 },
+ { "name" => "vf3", "type" => 1 },
+ { "name" => "vf4", "type" => 1 },
+ { "name" => "vf5", "type" => 1 },
+ { "name" => "vf6", "type" => 1 },
+ { "name" => "vf7", "type" => 4 },
+ { "name" => "vfp_NOREG", "type" => 6 }, # we need a dummy register for NoReg and Unknown nodes
+ { "mode" => "mode_E" }
+ ],
+ "st" => [
+ { "name" => "st0", "type" => 1 },
+ { "name" => "st1", "type" => 1 },
+ { "name" => "st2", "type" => 1 },
+ { "name" => "st3", "type" => 1 },
+ { "name" => "st4", "type" => 1 },
+ { "name" => "st5", "type" => 1 },
+ { "name" => "st6", "type" => 1 },
+ { "name" => "st7", "type" => 1 },
+ { "name" => "st_NOREG", "type" => 6 }, # we need a dummy register for NoReg and Unknown nodes
+ { "mode" => "mode_E" }
]
); # %reg_classes
"irn_flags" => "R",
"comment" => "construct Add: Add(a, b) = Add(b, a) = a + b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. add %ia32_emit_binop\t\t\t/* Add(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. add %ia32_emit_binop /* Add(%A1, %A2) -> %D1 */',
},
"Mul" => {
"irn_flags" => "A",
"comment" => "construct Mul: Mul(a, b) = Mul(b, a) = a * b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. imul %ia32_emit_binop\t\t\t/* Mul(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. imul %ia32_emit_binop /* Mul(%A1, %A2) -> %D1 */'
},
# Mulh is an exception from the 4 INs with AM because the target is always EAX:EDX
"comment" => "construct Mul: Mul(a, b) = Mul(b, a) = a * b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "eax in_r3", "edx in_r4" ] },
- "emit" => '. imul %ia32_emit_unop\t\t\t/* Mulh(%A1, %A2) -> %D1 */ '
+ "emit" => '. imul %ia32_emit_unop /* Mulh(%A1, %A2) -> %D1 */'
},
"And" => {
"irn_flags" => "R",
"comment" => "construct And: And(a, b) = And(b, a) = a AND b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. and %ia32_emit_binop\t\t\t/* And(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. and %ia32_emit_binop /* And(%A1, %A2) -> %D1 */'
},
"Or" => {
"irn_flags" => "R",
"comment" => "construct Or: Or(a, b) = Or(b, a) = a OR b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. or %ia32_emit_binop\t\t\t/* Or(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. or %ia32_emit_binop /* Or(%A1, %A2) -> %D1 */'
},
"Eor" => {
"irn_flags" => "R",
"comment" => "construct Eor: Eor(a, b) = Eor(b, a) = a EOR b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. xor %ia32_emit_binop\t\t\t/* Xor(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. xor %ia32_emit_binop /* Xor(%A1, %A2) -> %D1 */'
},
"Max" => {
"comment" => "construct Max: Max(a, b) = Max(b, a) = a > b ? a : b",
"reg_req" => { "in" => [ "gp", "gp" ], "out" => [ "in_r1" ] },
"emit" =>
-'2. cmp %S1, %S2\t\t\t/* prepare Max (%S1 - %S2), (%A1, %A2) */
+'2. cmp %S1, %S2 /* prepare Max (%S1 - %S2), (%A1, %A2) */
if (mode_is_signed(get_irn_mode(n))) {
-4. cmovl %D1, %S2\t\t\t/* %S1 is less %S2 */
+4. cmovl %D1, %S2 /* %S1 is less %S2 */
}
else {
-4. cmovb %D1, %S2\t\t\t/* %S1 is below %S2 */
+4. cmovb %D1, %S2 /* %S1 is below %S2 */
}
'
},
"comment" => "construct Min: Min(a, b) = Min(b, a) = a < b ? a : b",
"reg_req" => { "in" => [ "gp", "gp" ], "out" => [ "in_r1" ] },
"emit" =>
-'2. cmp %S1, %S2\t\t\t/* prepare Min (%S1 - %S2), (%A1, %A2) */
+'2. cmp %S1, %S2 /* prepare Min (%S1 - %S2), (%A1, %A2) */
if (mode_is_signed(get_irn_mode(n))) {
-2. cmovg %D1, %S2\t\t\t/* %S1 is greater %S2 */
+2. cmovg %D1, %S2 /* %S1 is greater %S2 */
}
else {
-2. cmova %D1, %S2, %D1\t\t\t/* %S1 is above %S2 */
+2. cmova %D1, %S2, %D1 /* %S1 is above %S2 */
}
'
},
"CMov" => {
"irn_flags" => "R",
"comment" => "construct Mux: Mux(sel, a, b) == sel ? a : b",
- "reg_req" => { "in" => [ "gp", "gp", "gp" ], "out" => [ "in_r2 !in_r3" ] },
+ "reg_req" => { "in" => [ "gp", "gp", "gp" ], "out" => [ "in_r2" ] },
"emit" =>
-'. cmp %S1, 0\t\t\t/* compare Sel for CMov (%A2, %A3) */
-. cmovne %D1, %S3\t\t\t/* sel == true -> return %S3 */
+'. cmp %S1, 0 /* compare Sel for CMov (%A2, %A3) */
+. cmovne %D1, %S3 /* sel == true -> return %S3 */
'
},
"irn_flags" => "R",
"comment" => "construct Sub: Sub(a, b) = a - b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. sub %ia32_emit_binop\t\t\t/* Sub(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. sub %ia32_emit_binop /* Sub(%A1, %A2) -> %D1 */'
},
"DivMod" => {
"reg_req" => { "in" => [ "gp", "gp", "gp", "none" ], "out" => [ "eax in_r1", "edx in_r3" ] },
"emit" =>
' if (mode_is_signed(get_irn_mode(n))) {
-4. idiv %S2\t\t\t/* signed DivMod(%S1, %S2) -> %D1, (%A1, %A2, %A3) */
+4. idiv %S2 /* signed DivMod(%S1, %S2) -> %D1, (%A1, %A2, %A3) */
}
else {
-4. div %S2\t\t\t/* unsigned DivMod(%S1, %S2) -> %D1, (%A1, %A2, %A3) */
+4. div %S2 /* unsigned DivMod(%S1, %S2) -> %D1, (%A1, %A2, %A3) */
}
'
},
"comment" => "construct Shl: Shl(a, b) = a << b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "ecx", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. shl %ia32_emit_binop\t\t\t/* Shl(%A1, %A2) -> %D1 */'
+ "emit" => '. shl %ia32_emit_binop /* Shl(%A1, %A2) -> %D1 */'
},
"Shr" => {
"comment" => "construct Shr: Shr(a, b) = a >> b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "ecx", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. shr %ia32_emit_binop\t\t\t/* Shr(%A1, %A2) -> %D1 */'
+ "emit" => '. shr %ia32_emit_binop /* Shr(%A1, %A2) -> %D1 */'
},
"Shrs" => {
"comment" => "construct Shrs: Shrs(a, b) = a >> b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "ecx", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. sar %ia32_emit_binop\t\t\t/* Shrs(%A1, %A2) -> %D1 */'
+ "emit" => '. sar %ia32_emit_binop /* Shrs(%A1, %A2) -> %D1 */'
},
"RotR" => {
"comment" => "construct RotR: RotR(a, b) = a ROTR b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "ecx", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. ror %ia32_emit_binop\t\t\t/* RotR(%A1, %A2) -> %D1 */'
+ "emit" => '. ror %ia32_emit_binop /* RotR(%A1, %A2) -> %D1 */'
},
"RotL" => {
"comment" => "construct RotL: RotL(a, b) = a ROTL b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "ecx", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. rol %ia32_emit_binop\t\t\t/* RotL(%A1, %A2) -> %D1 */'
+ "emit" => '. rol %ia32_emit_binop /* RotL(%A1, %A2) -> %D1 */'
},
# unary operations
"comment" => "construct Minus: Minus(a) = -a",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "none" ], "out" => [ "in_r3" ] },
- "emit" => '. neg %ia32_emit_unop\t\t\t/* Neg(%A1) -> %D1, (%A1) */'
+ "emit" => '. neg %ia32_emit_unop /* Neg(%A1) -> %D1, (%A1) */'
},
"Inc" => {
"comment" => "construct Increment: Inc(a) = a++",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "none" ], "out" => [ "in_r3" ] },
- "emit" => '. inc %ia32_emit_unop\t\t\t/* Inc(%S1) -> %D1, (%A1) */'
+ "emit" => '. inc %ia32_emit_unop /* Inc(%S1) -> %D1, (%A1) */'
},
"Dec" => {
"comment" => "construct Decrement: Dec(a) = a--",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "none" ], "out" => [ "in_r3" ] },
- "emit" => '. dec %ia32_emit_unop\t\t\t/* Dec(%S1) -> %D1, (%A1) */'
+ "emit" => '. dec %ia32_emit_unop /* Dec(%S1) -> %D1, (%A1) */'
},
"Not" => {
"comment" => "construct Not: Not(a) = !a",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "none" ], "out" => [ "in_r3" ] },
- "emit" => '. not %ia32_emit_unop\t\t\t/* Not(%S1) -> %D1, (%A1) */'
+ "emit" => '. not %ia32_emit_unop /* Not(%S1) -> %D1, (%A1) */'
},
# other operations
"op_flags" => "L|X|Y",
"comment" => "construct conditional jump: CMP A, B && JMPxx LABEL",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ] },
+},
+
+"TestJmp" => {
+ "op_flags" => "L|X|Y",
+ "comment" => "construct conditional jump: TEST A, B && JMPxx LABEL",
+ "reg_req" => { "in" => [ "gp", "gp" ] },
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+},
+
+"CJmpAM" => {
+ "op_flags" => "L|X|Y",
+ "comment" => "construct conditional jump without CMP (replaces CondJmp): JMPxx LABEL",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "gp", "none" ], "out" => [ "none", "none" ] },
},
+"CJmp" => {
+ "op_flags" => "L|X|Y",
+ "comment" => "construct conditional jump without CMP (replaces TestJmp): JMPxx LABEL",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp" ] },
+},
+
"SwitchJmp" => {
"op_flags" => "L|X|Y",
"comment" => "construct switch",
"reg_req" => { "out" => [ "gp" ] },
"emit" =>
' if (get_ia32_Immop_tarval(n) == get_tarval_null(get_irn_mode(n))) {
-4. sub %D1, %D1\t\t\t/* optimized mov 0 to register */
+4. sub %D1, %D1 /* optimized mov 0 to register */
}
else {
-4. mov %D1, %C\t\t\t/* Mov Const into register */
+ if (get_ia32_op_type(n) == ia32_SymConst) {
+6. mov %D1, OFFSET FLAT:%C /* Move address of SymConst into register */
+ }
+ else {
+6. mov %D1, %C /* Mov Const into register */
+ }
}
',
},
"irn_flags" => "R",
"comment" => "construct CDQ: sign extend EAX -> EDX:EAX",
"reg_req" => { "in" => [ "gp" ], "out" => [ "eax in_r1", "edx" ] },
- "emit" => '. cdq\t\t\t/* sign extend EAX -> EDX:EAX, (%A1) */'
+ "emit" => '. cdq /* sign extend EAX -> EDX:EAX, (%A1) */'
},
# Load / Store
"reg_req" => { "in" => [ "gp", "gp", "none" ], "out" => [ "gp" ] },
"emit" =>
' if (get_mode_size_bits(get_ia32_ls_mode(n)) < 32) {
-4. mov%Mx %D1, %ia32_emit_am\t\t\t/* Load((%A1)) -> %D1 */
+4. mov%Mx %D1, %ia32_emit_am /* Load((%A1)) -> %D1 */
}
else {
-4. mov %D1, %ia32_emit_am\t\t\t/* Load((%A1)) -> %D1 */
+4. mov %D1, %ia32_emit_am /* Load((%A1)) -> %D1 */
}
'
},
"comment" => "construct Store: Store(ptr, val, mem) = ST ptr,val",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp", "gp", "none" ] },
- "emit" => '. mov %ia32_emit_binop\t\t\t/* Store(%A3) -> (%A1) */'
+ "emit" => '. mov %ia32_emit_binop /* Store(%A3) -> (%A1) */'
+},
+
+"Store8Bit" => {
+ "op_flags" => "L|F",
+ "state" => "exc_pinned",
+ "comment" => "construct 8Bit Store: Store(ptr, val, mem) = ST ptr,val",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "eax ebx ecx edx", "none" ] }
},
"Lea" => {
"comment" => "construct Lea: Lea(a,b) = lea [a+b*const+offs] | res = a + b * const + offs with const = 0,1,2,4,8",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"reg_req" => { "in" => [ "gp", "gp" ], "out" => [ "gp" ] },
- "emit" => '. lea %D1, %ia32_emit_am\t\t/* %D1 = %S1 + %S2 << scale + %O, (%A1, %A2) */'
+ "emit" => '. lea %D1, %ia32_emit_am /* LEA(%A1, %A2) */'
},
#--------------------------------------------------------#
"irn_flags" => "R",
"comment" => "construct SSE Add: Add(a, b) = Add(b, a) = a + b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "fp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. adds%M %ia32_emit_binop\t\t\t/* SSE Add(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "xmm", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. adds%M %ia32_emit_binop /* SSE Add(%A3, %A4) -> %D1 */'
},
"fMul" => {
"irn_flags" => "R",
"comment" => "construct SSE Mul: Mul(a, b) = Mul(b, a) = a * b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "fp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. muls%M %ia32_emit_binop\t\t\t/* SSE Mul(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "xmm", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. muls%M %ia32_emit_binop /* SSE Mul(%A3, %A4) -> %D1 */'
},
"fMax" => {
"irn_flags" => "R",
"comment" => "construct SSE Max: Max(a, b) = Max(b, a) = a > b ? a : b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "fp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. maxs%M %ia32_emit_binop\t\t\t/* SSE Max(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "xmm", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. maxs%M %ia32_emit_binop /* SSE Max(%A3, %A4) -> %D1 */'
},
"fMin" => {
"irn_flags" => "R",
"comment" => "construct SSE Min: Min(a, b) = Min(b, a) = a < b ? a : b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "fp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. mins%M %ia32_emit_binop\t\t\t/* SSE Min(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "xmm", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. mins%M %ia32_emit_binop /* SSE Min(%A3, %A4) -> %D1 */'
},
"fAnd" => {
"irn_flags" => "R",
"comment" => "construct SSE And: And(a, b) = a AND b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "fp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. andp%M %ia32_emit_binop\t\t\t/* SSE And(%A3, %A4) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "xmm", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. andp%M %ia32_emit_binop /* SSE And(%A3, %A4) -> %D1 */'
},
"fOr" => {
"irn_flags" => "R",
"comment" => "construct SSE Or: Or(a, b) = a OR b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "fp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. orp%M %ia32_emit_binop\t\t\t/* SSE Or(%A3, %A4) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "xmm", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. orp%M %ia32_emit_binop /* SSE Or(%A3, %A4) -> %D1 */'
},
"fEor" => {
"irn_flags" => "R",
"comment" => "construct SSE Eor: Eor(a, b) = a XOR b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "fp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. xorp%M %ia32_emit_binop\t\t\t/* SSE Xor(%A3, %A4) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "xmm", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. xorp%M %ia32_emit_binop /* SSE Xor(%A3, %A4) -> %D1 */'
},
# not commutative operations
"irn_flags" => "R",
"comment" => "construct SSE Sub: Sub(a, b) = a - b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "fp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. subs%M %ia32_emit_binop\t\t\t/* SSE Sub(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "xmm", "none" ], "out" => [ "in_r3" ] },
+ "emit" => '. subs%M %ia32_emit_binop /* SSE Sub(%A1, %A2) -> %D1 */'
},
"fDiv" => {
"irn_flags" => "R",
"comment" => "construct SSE Div: Div(a, b) = a / b",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "fp", "none" ], "out" => [ "in_r3 !in_r4" ] },
- "emit" => '. divs%M %ia32_emit_binop\t\t\t/* SSE Div(%A1, %A2) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "xmm", "none" ], "out" => [ "in_r3 !in_r4" ] },
+ "emit" => '. divs%M %ia32_emit_binop /* SSE Div(%A1, %A2) -> %D1 */'
},
# other operations
"op_flags" => "L|X|Y",
"comment" => "construct conditional jump: UCOMIS A, B && JMPxx LABEL",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "fp", "none" ], "out" => [ "none", "none" ] },
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "xmm", "none" ], "out" => [ "none", "none" ] },
},
"fConst" => {
"irn_flags" => "R",
"comment" => "represents a SSE constant",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "out" => [ "fp" ] },
- "emit" => '. mov%M %D1, %C\t\t\t/* Load fConst into register */',
+ "reg_req" => { "out" => [ "xmm" ] },
+ "emit" => '. mov%M %D1, %C /* Load fConst into register */',
},
# Load / Store
"state" => "exc_pinned",
"comment" => "construct SSE Load: Load(ptr, mem) = LD ptr",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "none" ], "out" => [ "fp" ] },
- "emit" => '. movs%M %D1, %ia32_emit_am\t\t\t/* Load((%A1)) -> %D1 */'
+ "reg_req" => { "in" => [ "gp", "gp", "none" ], "out" => [ "xmm" ] },
+ "emit" => '. movs%M %D1, %ia32_emit_am /* Load((%A1)) -> %D1 */'
},
"fStore" => {
"state" => "exc_pinned",
"comment" => "construct Store: Store(ptr, val, mem) = ST ptr,val",
"cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
- "reg_req" => { "in" => [ "gp", "gp", "fp", "none" ] },
- "emit" => '. movs%M %ia32_emit_am, %S3\t\t\t/* Store(%S3) -> (%A1) */'
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "none" ] },
+ "emit" => '. movs%M %ia32_emit_binop /* Store(%S3) -> (%A1) */'
},
# CopyB
"Conv_I2I" => {
"reg_req" => { "in" => [ "gp", "gp", "gp", "none" ], "out" => [ "in_r3", "none" ] },
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "comment" => "construct Conv Int -> Int"
+},
+
+"Conv_I2I8Bit" => {
+ "reg_req" => { "in" => [ "gp", "gp", "eax ebx ecx edx", "none" ], "out" => [ "in_r3", "none" ] },
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"comment" => "construct Conv Int -> Int"
},
"Conv_I2FP" => {
- "reg_req" => { "in" => [ "gp", "gp", "gp", "none" ], "out" => [ "fp", "none" ] },
+ "reg_req" => { "in" => [ "gp", "gp", "gp", "none" ], "out" => [ "xmm", "none" ] },
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"comment" => "construct Conv Int -> Floating Point"
},
"Conv_FP2I" => {
- "reg_req" => { "in" => [ "gp", "gp", "fp", "none" ], "out" => [ "gp", "none" ] },
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "none" ], "out" => [ "gp", "none" ] },
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
"comment" => "construct Conv Floating Point -> Int"
},
"Conv_FP2FP" => {
- "reg_req" => { "in" => [ "gp", "gp", "fp", "none" ], "out" => [ "in_r3", "none" ] },
- "comment" => "construct Conv Floating Point -> Floating Point"
+ "reg_req" => { "in" => [ "gp", "gp", "xmm", "none" ], "out" => [ "xmm", "none" ] },
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "comment" => "construct Conv Floating Point -> Floating Point",
+},
+
+#--------------------------------------------------------#
+# __ _ _ _ #
+# / _| | | | | | #
+# | |_| | ___ __ _| |_ _ __ ___ __| | ___ ___ #
+# | _| |/ _ \ / _` | __| | '_ \ / _ \ / _` |/ _ \/ __| #
+# | | | | (_) | (_| | |_ | | | | (_) | (_| | __/\__ \ #
+# |_| |_|\___/ \__,_|\__| |_| |_|\___/ \__,_|\___||___/ #
+#--------------------------------------------------------#
+
+# virtual float nodes
+
+"vfadd" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Add: Add(a, b) = Add(b, a) = a + b",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "vfp", "vfp", "none" ], "out" => [ "vfp" ] },
+},
+
+"vfmul" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Mul: Mul(a, b) = Mul(b, a) = a + b",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "vfp", "vfp", "none" ], "out" => [ "vfp" ] },
+},
+
+"vfsub" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Sub: Sub(a, b) = a - b",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "vfp", "vfp", "none" ], "out" => [ "vfp" ] },
+},
+
+"vfsubr" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp SubR: SubR(a, b) = b - a",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "vfp", "vfp", "none" ], "out" => [ "vfp" ] },
+},
+
+"vfdiv" => {
+ "comment" => "virtual fp Div: Div(a, b) = a / b",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "vfp", "vfp", "none" ], "out" => [ "vfp" ] },
+},
+
+"vfdivr" => {
+ "comment" => "virtual fp DivR: DivR(a, b) = b / a",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "vfp", "vfp", "none" ], "out" => [ "vfp" ] },
+},
+
+"vfabs" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Abs: Abs(a) = |a|",
+ "reg_req" => { "in" => [ "vfp"], "out" => [ "vfp" ] },
+},
+
+"vfchs" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Chs: Chs(a) = -a",
+ "reg_req" => { "in" => [ "vfp"], "out" => [ "vfp" ] },
+},
+
+"vfsin" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Sin: Sin(a) = sin(a)",
+ "reg_req" => { "in" => [ "vfp"], "out" => [ "vfp" ] },
+},
+
+"vfcos" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Cos: Cos(a) = cos(a)",
+ "reg_req" => { "in" => [ "vfp"], "out" => [ "vfp" ] },
+},
+
+"vfsqrt" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Sqrt: Sqrt(a) = a ^ 0.5",
+ "reg_req" => { "in" => [ "vfp"], "out" => [ "vfp" ] },
+},
+
+# virtual Load and Store
+
+"vfld" => {
+ "op_flags" => "L|F",
+ "irn_flags" => "R",
+ "state" => "exc_pinned",
+ "comment" => "virtual fp Load: Load(ptr, mem) = LD ptr -> reg",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "none" ], "out" => [ "vfp" ] },
+},
+
+"vfst" => {
+ "op_flags" => "L|F",
+ "state" => "exc_pinned",
+ "comment" => "virtual fp Store: Store(ptr, val, mem) = ST ptr,val",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "vfp", "none" ] },
+},
+
+# Conversions
+
+"vfild" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp integer Load: Load(ptr, mem) = iLD ptr -> reg",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "none" ], "out" => [ "vfp" ] },
+},
+
+"vfist" => {
+ "comment" => "virtual fp integer Store: Store(ptr, val, mem) = iST ptr,val",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "in" => [ "gp", "gp", "vfp", "none" ] },
+},
+
+# constants
+
+"vfldz" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Load 0.0: Ld 0.0 -> reg",
+ "reg_req" => { "out" => [ "vfp" ] },
+},
+
+"vfld1" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Load 1.0: Ld 1.0 -> reg",
+ "reg_req" => { "out" => [ "vfp" ] },
+},
+
+"vfldpi" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Load pi: Ld pi -> reg",
+ "reg_req" => { "out" => [ "vfp" ] },
+},
+
+"vfldln2" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Load ln 2: Ld ln 2 -> reg",
+ "reg_req" => { "out" => [ "vfp" ] },
+},
+
+"vfldlg2" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Load lg 2: Ld lg 2 -> reg",
+ "reg_req" => { "out" => [ "vfp" ] },
+},
+
+"vfldl2t" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Load ld 10: Ld ld 10 -> reg",
+ "reg_req" => { "out" => [ "vfp" ] },
+},
+
+"vfldl2e" => {
+ "irn_flags" => "R",
+ "comment" => "virtual fp Load ld e: Ld ld e -> reg",
+ "reg_req" => { "out" => [ "vfp" ] },
+},
+
+"vfConst" => {
+ "op_flags" => "c",
+ "irn_flags" => "R",
+ "comment" => "represents a virtual floating point constant",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "out" => [ "vfp" ] },
+},
+
+#--------------------------------------------------------#
+# __ _ _ _ #
+# / _| | | | | | #
+# | |_| | ___ __ _| |_ _ __ ___ __| | ___ ___ #
+# | _| |/ _ \ / _` | __| | '_ \ / _ \ / _` |/ _ \/ __| #
+# | | | | (_) | (_| | |_ | | | | (_) | (_| | __/\__ \ #
+# |_| |_|\___/ \__,_|\__| |_| |_|\___/ \__,_|\___||___/ #
+#--------------------------------------------------------#
+
+# x87 float nodes
+
+"fadd" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 Add: Add(a, b) = Add(b, a) = a + b",
+ "reg_req" => { },
+# "emit" => '. fadd %ia32_emit_binop /* x87 fadd(%A1, %A2) -> %D1 */'
+ "emit" => '. fadd %X1, %X2 /* x87 fadd(%X1, %X2) -> %X3 */'
+},
+
+"faddp" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 Add: Add(a, b) = Add(b, a) = a + b",
+ "reg_req" => { },
+# "emit" => '. faddp %ia32_emit_binop /* x87 fadd(%A1, %A2) -> %D1 */'
+ "emit" => '. faddp %X1, %X2 /* x87 fadd(%X1, %X2) -> %X3 and pop */'
+},
+
+"fmul" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Mul: Mul(a, b) = Mul(b, a) = a + b",
+ "reg_req" => { },
+# "emit" => '. fmul %ia32_emit_binop /* x87 fmul(%A1, %A2) -> %D1 */'
+ "emit" => '. fmul %X1, %X2 /* x87 fmul(%X1, %X2) -> %X3 */'
+},
+
+"fmulp" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Mul: Mul(a, b) = Mul(b, a) = a + b",
+ "reg_req" => { },
+# "emit" => '. fmulp %ia32_emit_binop /* x87 fmul(%A1, %A2) -> %D1 */'
+ "emit" => '. fmulp %X1, %X2 /* x87 fmul(%X1, %X2) -> %X3 and pop */'
+},
+
+"fsub" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Sub: Sub(a, b) = a - b",
+ "reg_req" => { },
+# "emit" => '. fsub %ia32_emit_binop /* x87 fsub(%A1, %A2) -> %D1 */'
+ "emit" => '. fsub %X1, %X2 /* x87 fsub(%X1, %X2) -> %X3 */'
+},
+
+"fsubp" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Sub: Sub(a, b) = a - b",
+ "reg_req" => { },
+# "emit" => '. fsubp %ia32_emit_binop /* x87 fsub(%A1, %A2) -> %D1 */'
+ "emit" => '. fsubp %X1, %X2 /* x87 fsub(%X1, %X2) -> %X3 and pop */'
+},
+
+"fsubr" => {
+ "rd_constructor" => "NONE",
+ "irn_flags" => "R",
+ "comment" => "x87 fp SubR: SubR(a, b) = b - a",
+ "reg_req" => { },
+# "emit" => '. fsubr %ia32_emit_binop /* x87 fsubr(%A1, %A2) -> %D1 */'
+ "emit" => '. fsubr %X1, %X2 /* x87 fsubr(%X1, %X2) -> %X3 */'
+},
+
+"fsubrp" => {
+ "rd_constructor" => "NONE",
+ "irn_flags" => "R",
+ "comment" => "x87 fp SubR: SubR(a, b) = b - a",
+ "reg_req" => { },
+# "emit" => '. fsubrp %ia32_emit_binop /* x87 fsubr(%A1, %A2) -> %D1 */'
+ "emit" => '. fsubrp %X1, %X2 /* x87 fsubr(%X1, %X2) -> %X3 and pop */'
+},
+
+"fdiv" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Div: Div(a, b) = a / b",
+ "reg_req" => { },
+# "emit" => '. fdiv %ia32_emit_binop /* x87 fdiv(%A1, %A2) -> %D1 */'
+ "emit" => '. fdiv %X1, %X2 /* x87 fdiv(%X1, %X2) -> %X3 */'
+},
+
+"fdivp" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Div: Div(a, b) = a / b",
+ "reg_req" => { },
+# "emit" => '. fdivp %ia32_emit_binop /* x87 fdiv(%A1, %A2) -> %D1 */'
+ "emit" => '. fdivp %X1, %X2 /* x87 fdiv(%X1, %X2) -> %X3 and pop */'
+},
+
+"fdivr" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp DivR: DivR(a, b) = b / a",
+ "reg_req" => { },
+# "emit" => '. fdivr %ia32_emit_binop /* x87 fdivr(%A1, %A2) -> %D1 */'
+ "emit" => '. fdivr %X1, %X2 /* x87 fdivr(%X1, %X2) -> %X3 */'
+},
+
+"fdivrp" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp DivR: DivR(a, b) = b / a",
+ "reg_req" => { },
+# "emit" => '. fdivrp %ia32_emit_binop /* x87 fdivr(%A1, %A2) -> %D1 */'
+ "emit" => '. fdivrp %X1, %X2 /* x87 fdivr(%X1, %X2) -> %X3 and pop */'
+},
+
+"fabs" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Abs: Abs(a) = |a|",
+ "reg_req" => { },
+ "emit" => '. fabs %X1 /* x87 fabs(%X1) -> %X3 */'
+},
+
+"fchs" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Chs: Chs(a) = -a",
+ "reg_req" => { },
+ "emit" => '. fchs %X1 /* x87 fchs(%X1) -> %X3 */'
+},
+
+"fsin" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Sin: Sin(a) = sin(a)",
+ "reg_req" => { },
+ "emit" => '. fsin %X1 /* x87 sin(%X1) -> %X3 */'
+},
+
+"fcos" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Cos: Cos(a) = cos(a)",
+ "reg_req" => { },
+ "emit" => '. fcos %X1 /* x87 cos(%X1) -> %X3 */'
+},
+
+"fsqrt" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Sqrt: Sqrt(a) = a ^ 0.5",
+ "reg_req" => { },
+ "emit" => '. fsqrt %X1 $ /* x87 sqrt(%X1) -> %X3 */'
+},
+
+# x87 Load and Store
+
+"fld" => {
+ "rd_constructor" => "NONE",
+ "op_flags" => "L|F",
+ "state" => "exc_pinned",
+ "comment" => "x87 fp Load: Load(ptr, mem) = LD ptr -> reg",
+ "reg_req" => { },
+ "emit" => '. fld %X3, %ia32_emit_am /* Load((%A1)) -> %X3 */'
+},
+
+"fst" => {
+ "rd_constructor" => "NONE",
+ "op_flags" => "L|F",
+ "state" => "exc_pinned",
+ "comment" => "x87 fp Store: Store(ptr, val, mem) = ST ptr,val",
+ "reg_req" => { },
+ "emit" => '. fst %ia32_emit_binop /* Store(%X3) -> (%A1) */'
+},
+
+"fstp" => {
+ "rd_constructor" => "NONE",
+ "op_flags" => "L|F",
+ "state" => "exc_pinned",
+ "comment" => "x87 fp Store: Store(ptr, val, mem) = ST ptr,val",
+ "reg_req" => { },
+ "emit" => '. fstp %ia32_emit_binop /* Store(%X3) -> (%A1) and pop */'
+},
+
+# Conversions
+
+"fild" => {
+ "irn_flags" => "R",
+ "comment" => "x87 fp integer Load: Load(ptr, mem) = iLD ptr -> reg",
+ "reg_req" => { },
+ "emit" => '. fild %X3, %ia32_emit_am /* integer Load((%A1)) -> %X3 */'
+},
+
+"fist" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp integer Store: Store(ptr, val, mem) = iST ptr,val",
+ "reg_req" => { },
+ "emit" => '. fist %ia32_emit_binop /* integer Store(%X3) -> (%A1) */'
+},
+
+"fistp" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp integer Store: Store(ptr, val, mem) = iST ptr,val",
+ "reg_req" => { },
+ "emit" => '. fistp %ia32_emit_binop /* integer Store(%X3) -> (%A1) and pop */'
+},
+
+# constants
+
+"fldz" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Load 0.0: Ld 0.0 -> reg",
+ "reg_req" => { },
+ "emit" => '. fldz %X3 /* x87 0.0 -> %X3 */'
+},
+
+"fld1" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Load 1.0: Ld 1.0 -> reg",
+ "reg_req" => { },
+ "emit" => '. fld1 %X3 /* x87 1.0 -> %X3 */'
+},
+
+"fldpi" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Load pi: Ld pi -> reg",
+ "reg_req" => { },
+ "emit" => '. fldpi %X3 /* x87 pi -> %X3 */'
+},
+
+"fldln2" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Load ln 2: Ld ln 2 -> reg",
+ "reg_req" => { },
+ "emit" => '. fldln2 %X3 /* x87 ln(2) -> %X3 */'
+},
+
+"fldlg2" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Load lg 2: Ld lg 2 -> reg",
+ "reg_req" => { },
+ "emit" => '. fldlg2 %X3 /* x87 log(2) -> %X3 */'
+},
+
+"fldl2t" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Load ld 10: Ld ld 10 -> reg",
+ "reg_req" => { },
+ "emit" => '. fldll2t %X3 /* x87 ld(10) -> %X3 */'
+},
+
+"fldl2e" => {
+ "rd_constructor" => "NONE",
+ "comment" => "x87 fp Load ld e: Ld ld e -> reg",
+ "reg_req" => { },
+ "emit" => '. fldl2e %X3 /* x87 ld(e) -> %X3 */'
+},
+
+"fldConst" => {
+ "op_flags" => "c",
+ "irn_flags" => "R",
+ "comment" => "represents a x87 constant",
+ "cmp_attr" => " return ia32_compare_immop_attr(attr_a, attr_b);\n",
+ "reg_req" => { "out" => [ "st" ] },
+ "emit" => '. fld%M %C /* Load fConst into register -> %X3 */',
+},
+
+# fxch, fpush
+
+"fxch" => {
+ "comment" => "x87 stack exchange",
+ "reg_req" => { "in" => [ "st"], "out" => [ "st" ] },
+ "emit" => '. fxch %X1, %X3 /* x87 swap %X1, %X3 */',
+},
+
+"fpush" => {
+ "comment" => "x87 stack push",
+ "reg_req" => { "in" => [ "st"], "out" => [ "st" ] },
+ "emit" => '. fld %X1 /* x87 push %X1 */',
},
); # end of %nodes
projects / libfirm / blobdiff