#include "config.h"
#endif
+#ifdef _WIN32
+#include <malloc.h>
+#else
+#include <alloca.h>
+#endif
+
#include "pseudo_irg.h"
#include "irgwalk.h"
#include "irprog.h"
#include "irprintf.h"
#include "iredges_t.h"
#include "ircons.h"
+#include "irgmod.h"
#include "bitset.h"
#include "debug.h"
-#include "../bearch.h" /* the general register allocator interface */
+#include "../beabi.h" /* the general register allocator interface */
#include "../benode_t.h"
#include "../belower.h"
+#include "../besched_t.h"
#include "bearch_ia32_t.h"
#include "ia32_new_nodes.h" /* ia32 nodes interface */
#include "ia32_map_regs.h"
#include "ia32_optimize.h"
-#define DEBUG_MODULE "ir.be.isa.ia32"
+#define DEBUG_MODULE "firm.be.ia32.isa"
/* TODO: ugly */
static set *cur_reg_set = NULL;
#undef is_Start
#define is_Start(irn) (get_irn_opcode(irn) == iro_Start)
+ir_node *ia32_new_NoReg_gp(ia32_code_gen_t *cg) {
+ if (! cg->noreg_gp) {
+ cg->noreg_gp = be_new_NoReg(&ia32_gp_regs[REG_XXX], cg->irg, get_irg_start_block(cg->irg));
+ }
+
+ return cg->noreg_gp;
+}
+
+ir_node *ia32_new_NoReg_fp(ia32_code_gen_t *cg) {
+ if (! cg->noreg_fp) {
+ cg->noreg_fp = be_new_NoReg(&ia32_fp_regs[REG_XXXX], cg->irg, get_irg_start_block(cg->irg));
+ }
+
+ return cg->noreg_fp;
+}
+
/**************************************************
* _ _ _ __
* | | | (_)/ _|
DBG((mod, LEVEL_1, "get requirements at pos %d for %+F ... ", pos, irn));
- if (is_Call_Proj(irn) && is_used_by_Keep(irn)) {
- if (pos >= 0) {
- req = NULL;
- }
- else {
- irn_req = ia32_projnum_reg_req_map[get_Proj_proj(irn)];
- memcpy(req, &(irn_req->req), sizeof(*req));
- }
-
- return req;
- }
- else if (is_Start_Proj(irn)) {
- irn_req = ops->cg->reg_param_req[get_Proj_proj(irn)];
- assert(irn_req && "missing requirement for regparam");
- memcpy(req, &(irn_req->req), sizeof(*req));
- return req;
- }
- else if (is_Proj(irn)) {
+ if (is_Proj(irn)) {
if (pos == -1) {
node_pos = ia32_translate_proj_pos(irn);
}
irn = my_skip_proj(irn);
- DBG((mod, LEVEL_1, "skipping Proj, going to %+F at pos %d ... ", irn, node_pos));
+ DB((mod, LEVEL_1, "skipping Proj, going to %+F at pos %d ... ", irn, node_pos));
}
if (is_ia32_irn(irn)) {
irn_req = get_ia32_out_req(irn, node_pos);
}
- DBG((mod, LEVEL_1, "returning reqs for %+F at pos %d\n", irn, pos));
+ DB((mod, LEVEL_1, "returning reqs for %+F at pos %d\n", irn, pos));
memcpy(req, &(irn_req->req), sizeof(*req));
- if (arch_register_req_is(&(irn_req->req), should_be_same) ||
- arch_register_req_is(&(irn_req->req), should_be_different)) {
- assert(irn_req->pos >= 0 && "should be same/different constraint for in -> out NYI");
- req->other = get_irn_n(irn, irn_req->pos);
+ if (arch_register_req_is(&(irn_req->req), should_be_same)) {
+ assert(irn_req->same_pos >= 0 && "should be same constraint for in -> out NYI");
+ req->other_same = get_irn_n(irn, irn_req->same_pos);
+ }
+
+ if (arch_register_req_is(&(irn_req->req), should_be_different)) {
+ assert(irn_req->different_pos >= 0 && "should be different constraint for in -> out NYI");
+ req->other_different = get_irn_n(irn, irn_req->different_pos);
}
}
else {
/* treat Phi like Const with default requirements */
if (is_Phi(irn)) {
- DBG((mod, LEVEL_1, "returning standard reqs for %+F\n", irn));
+ DB((mod, LEVEL_1, "returning standard reqs for %+F\n", irn));
if (mode_is_float(mode))
- memcpy(req, &(ia32_default_req_ia32_floating_point.req), sizeof(*req));
+ memcpy(req, &(ia32_default_req_ia32_fp.req), sizeof(*req));
else if (mode_is_int(mode) || mode_is_reference(mode))
- memcpy(req, &(ia32_default_req_ia32_general_purpose.req), sizeof(*req));
+ memcpy(req, &(ia32_default_req_ia32_gp.req), sizeof(*req));
else if (mode == mode_T || mode == mode_M) {
DBG((mod, LEVEL_1, "ignoring Phi node %+F\n", irn));
return NULL;
else
assert(0 && "unsupported Phi-Mode");
}
- else if (is_Start(irn)) {
- DBG((mod, LEVEL_1, "returning reqs none for ProjX -> Start (%+F )\n", irn));
- switch (node_pos) {
- case pn_Start_X_initial_exec:
- case pn_Start_P_value_arg_base:
- case pn_Start_P_globals:
- case pn_Start_P_frame_base:
- memcpy(req, &(ia32_default_req_none.req), sizeof(*req));
- break;
- case pn_Start_T_args:
- assert(0 && "ProjT(pn_Start_T_args) should not be asked");
- }
- }
- else if (get_irn_op(irn) == op_Return && pos > 0) {
- DBG((mod, LEVEL_1, "returning reqs EAX for %+F\n", irn));
- memcpy(req, &(ia32_default_req_ia32_general_purpose_eax.req), sizeof(*req));
- }
else {
- DBG((mod, LEVEL_1, "returning NULL for %+F (not ia32)\n", irn));
+ DB((mod, LEVEL_1, "returning NULL for %+F (not ia32)\n", irn));
req = NULL;
}
}
static void ia32_set_irn_reg(const void *self, ir_node *irn, const arch_register_t *reg) {
int pos = 0;
- if ((is_Call_Proj(irn) && is_used_by_Keep(irn)) ||
- is_P_frame_base_Proj(irn) ||
- is_Start_Proj(irn))
- {
- /* don't skip the proj, we want to take the else below */
- }
- else if (is_Proj(irn)) {
+ if (is_Proj(irn)) {
pos = ia32_translate_proj_pos(irn);
irn = my_skip_proj(irn);
}
int pos = 0;
const arch_register_t *reg = NULL;
- if ((is_Call_Proj(irn) && is_used_by_Keep(irn)) ||
- is_P_frame_base_Proj(irn) ||
- is_Start_Proj(irn))
- {
- /* don't skip the proj, we want to take the else below */
- }
- else if (is_Proj(irn)) {
+ if (is_Proj(irn)) {
pos = ia32_translate_proj_pos(irn);
irn = my_skip_proj(irn);
}
if (is_ia32_irn(irn))
return get_ia32_flags(irn);
else {
- ir_printf("don't know flags of %+F\n", irn);
return 0;
}
}
+static void ia32_set_stack_bias(const void *self, ir_node *irn, int bias) {
+ if (get_ia32_use_frame(irn)) {
+ /* TODO: correct offset */
+ }
+}
+
/* fill register allocator interface */
static const arch_irn_ops_if_t ia32_irn_ops_if = {
ia32_set_irn_reg,
ia32_get_irn_reg,
ia32_classify,
- ia32_get_flags
+ ia32_get_flags,
+ ia32_set_stack_bias
};
ia32_irn_ops_t ia32_irn_ops = {
* |___/
**************************************************/
-static void check_for_alloca(ir_node *irn, void *env) {
- int *has_alloca = env;
-
- if (get_irn_opcode(irn) == iro_Alloc) {
- if (get_Alloc_where(irn) == stack_alloc) {
- *has_alloca = 1;
- }
- }
-}
-
/**
* Transforms the standard firm graph into
* an ia32 firm graph
static void ia32_prepare_graph(void *self) {
ia32_code_gen_t *cg = self;
- if (! is_pseudo_ir_graph(cg->irg)) {
- /* If there is a alloca in the irg, we use %ebp for stack addressing */
- /* instead of %esp, as alloca destroys %esp. */
-
- cg->has_alloca = 0;
-
- /* check for alloca node */
- irg_walk_blkwise_graph(cg->irg, check_for_alloca, NULL, &(cg->has_alloca));
-
- if (cg->has_alloca) {
- ia32_general_purpose_regs[REG_EBP].type = arch_register_type_ignore;
- }
-
- irg_walk_blkwise_graph(cg->irg, ia32_place_consts, ia32_transform_node, cg);
- }
+ irg_walk_blkwise_graph(cg->irg, ia32_place_consts, ia32_transform_node, cg);
+ dump_ir_block_graph_sched(cg->irg, "-transformed");
+ edges_deactivate(cg->irg);
+ edges_activate(cg->irg);
+ irg_walk_blkwise_graph(cg->irg, NULL, ia32_optimize_am, cg);
+ dump_ir_block_graph_sched(cg->irg, "-am");
}
/**
- * Set the register for P_frame_base Proj to %esp.
+ * Stack reservation and StackParam lowering.
*/
-static void ia32_set_P_frame_base_Proj_reg(ir_node *irn, void *env) {
- ia32_code_gen_t *cg = env;
+static void ia32_finish_irg(ir_graph *irg, ia32_code_gen_t *cg) {
- if (is_P_frame_base_Proj(irn)) {
- if (cg->has_alloca) {
- arch_set_irn_register(cg->arch_env, irn, &ia32_general_purpose_regs[REG_EBP]);
- }
- else {
- arch_set_irn_register(cg->arch_env, irn, &ia32_general_purpose_regs[REG_ESP]);
- }
- }
}
* Dummy functions for hooks we don't need but which must be filled.
*/
static void ia32_before_sched(void *self) {
- ia32_code_gen_t *cg = self;
-
- lower_nodes_before_sched(cg->irg, cg->arch_env);
}
static void ia32_before_ra(void *self) {
*/
static ir_node *ia32_lower_spill(void *self, ir_node *spill) {
ia32_code_gen_t *cg = self;
- unsigned offs = be_get_spill_offset(spill);
+ ir_graph *irg = cg->irg;
dbg_info *dbg = get_irn_dbg_info(spill);
ir_node *block = get_nodes_block(spill);
- ir_node *ptr = get_irg_frame(cg->irg);
+ ir_node *ptr = get_irg_frame(irg);
ir_node *val = be_get_Spill_context(spill);
- ir_node *mem = new_rd_NoMem(cg->irg);
+ ir_node *mem = new_rd_NoMem(irg);
ir_mode *mode = get_irn_mode(spill);
- ir_node *res;
+ entity *ent = be_get_spill_entity(spill);
+ unsigned offs = get_entity_offset_bytes(ent);
+ ir_node *noreg, *res;
+ char buf[64];
+
+ DB((cg->mod, LEVEL_1, "lower_spill: got offset %d for %+F\n", offs, ent));
+
+ if (mode_is_float(mode)) {
+ noreg = ia32_new_NoReg_fp(cg);
+ res = new_rd_ia32_fStore(dbg, irg, block, ptr, noreg, val, mem, mode);
+ }
+ else {
+ noreg = ia32_new_NoReg_gp(cg);
+ res = new_rd_ia32_Store(dbg, irg, block, ptr, noreg, val, mem, mode);
+ }
- res = new_rd_ia32_Store(dbg, cg->irg, block, ptr, val, mem, mode);
- set_ia32_am_offs(res, new_tarval_from_long(offs, mode_Iu));
+ snprintf(buf, sizeof(buf), "%d", offs);
+ add_ia32_am_offs(res, buf);
return res;
}
*/
static ir_node *ia32_lower_reload(void *self, ir_node *reload) {
ia32_code_gen_t *cg = self;
+ ir_graph *irg = cg->irg;
dbg_info *dbg = get_irn_dbg_info(reload);
ir_node *block = get_nodes_block(reload);
- ir_node *ptr = get_irg_frame(cg->irg);
+ ir_node *ptr = get_irg_frame(irg);
ir_mode *mode = get_irn_mode(reload);
ir_node *pred = get_irn_n(reload, 0);
- tarval *tv;
- ir_node *res;
+ char buf[64];
+ char *ofs;
+ ir_node *noreg, *res;
+ /* Get the offset to Load from. It can either be a Spill or a Store. */
if (be_is_Spill(pred)) {
- tv = new_tarval_from_long(be_get_spill_offset(pred), mode_Iu);
+ entity *ent = be_get_spill_entity(pred);
+ unsigned offs = get_entity_offset_bytes(ent);
+ DB((cg->mod, LEVEL_1, "lower_reload: got offset %d for %+F\n", offs, ent));
+
+ snprintf(buf, sizeof(buf), "%d", offs);
}
- else if (is_ia32_Store(pred)) {
- tv = get_ia32_am_offs(pred);
+ else if (is_ia32_Store(pred) || is_ia32_fStore(pred)) {
+ ofs = get_ia32_am_offs(pred);
+ strncpy(buf, ofs, sizeof(buf));
+ free(ofs);
}
else {
assert(0 && "unsupported Reload predecessor");
}
- res = new_rd_ia32_Load(dbg, cg->irg, block, ptr, pred, mode);
- set_ia32_am_offs(res, tv);
+ /* Create the Load */
+ if (mode_is_float(mode)) {
+ noreg = ia32_new_NoReg_fp(cg);
+ res = new_rd_ia32_fLoad(dbg, irg, block, ptr, noreg, pred, mode_T);
+ }
+ else {
+ noreg = ia32_new_NoReg_gp(cg);
+ res = new_rd_ia32_Load(dbg, irg, block, ptr, noreg, pred, mode_T);
+ }
- return res;
+ /* Set offset */
+ add_ia32_am_offs(res, buf);
+
+ /* Return the result Proj */
+ return new_rd_Proj(dbg, irg, block, res, mode, 0);
}
/**
cg->emit_decls = 0;
}
- /* set the stack register */
- if (! is_pseudo_ir_graph(irg))
- irg_walk_blkwise_graph(irg, NULL, ia32_set_P_frame_base_Proj_reg, cg);
-
-// ia32_finish_irg(irg);
- ia32_gen_routine(out, irg, cg->arch_env);
+ ia32_finish_irg(irg, cg);
+ //dump_ir_block_graph_sched(irg, "-finished");
+ ia32_gen_routine(out, irg, cg);
cur_reg_set = NULL;
+ pmap_destroy(cg->tv_ent);
+ pmap_destroy(cg->types);
+
/* de-allocate code generator */
del_set(cg->reg_set);
free(self);
*/
static void *ia32_cg_init(FILE *F, ir_graph *irg, const arch_env_t *arch_env) {
ia32_isa_t *isa = (ia32_isa_t *)arch_env->isa;
- ia32_code_gen_t *cg = malloc(sizeof(*cg));
-
- cg->impl = &ia32_code_gen_if;
- cg->irg = irg;
- cg->reg_set = new_set(ia32_cmp_irn_reg_assoc, 1024);
- cg->mod = firm_dbg_register("be.transform.ia32");
- cg->out = F;
- cg->arch_env = arch_env;
+ ia32_code_gen_t *cg = xcalloc(1, sizeof(*cg));
+
+ cg->impl = &ia32_code_gen_if;
+ cg->irg = irg;
+ cg->reg_set = new_set(ia32_cmp_irn_reg_assoc, 1024);
+ cg->mod = firm_dbg_register("firm.be.ia32.cg");
+ cg->out = F;
+ cg->arch_env = arch_env;
+ cg->types = pmap_create();
+ cg->tv_ent = pmap_create();
+ cg->noreg_gp = NULL;
+ cg->noreg_fp = NULL;
isa->num_codegens++;
*
*****************************************************************/
+static ia32_isa_t ia32_isa_template = {
+ &ia32_isa_if,
+ &ia32_gp_regs[REG_ESP],
+ &ia32_gp_regs[REG_EBP],
+ -1,
+ 0
+};
+
/**
- * Initializes the backend ISA and opens the output file.
+ * Initializes the backend ISA.
*/
static void *ia32_init(void) {
static int inited = 0;
- ia32_isa_t *isa = malloc(sizeof(*isa));
-
- isa->impl = &ia32_isa_if;
+ ia32_isa_t *isa;
if(inited)
return NULL;
- inited = 1;
-
- isa->num_codegens = 0;
- isa->reg_projnum_map = new_set(ia32_cmp_reg_projnum_assoc, 1024);
+ isa = xcalloc(1, sizeof(*isa));
+ memcpy(isa, &ia32_isa_template, sizeof(*isa));
ia32_register_init(isa);
ia32_create_opcodes();
+ inited = 1;
+
return isa;
}
return &ia32_reg_classes[i];
}
+/**
+ * Get the register class which shall be used to store a value of a given mode.
+ * @param self The this pointer.
+ * @param mode The mode in question.
+ * @return A register class which can hold values of the given mode.
+ */
+const arch_register_class_t *ia32_get_reg_class_for_mode(const void *self, const ir_mode *mode) {
+ if (mode_is_float(mode))
+ return &ia32_reg_classes[CLASS_ia32_fp];
+ else
+ return &ia32_reg_classes[CLASS_ia32_gp];
+}
+
+/**
+ * Get the ABI restrictions for procedure calls.
+ * @param self The this pointer.
+ * @param method_type The type of the method (procedure) in question.
+ * @param abi The abi object to be modified
+ */
+void ia32_get_call_abi(const void *self, ir_type *method_type, be_abi_call_t *abi) {
+ ir_type *tp;
+ ir_mode *mode;
+ unsigned cc = get_method_calling_convention(method_type);
+ int n = get_method_n_params(method_type);
+ int biggest_n = -1;
+ int stack_idx = 0;
+ int i, ignore;
+ ir_mode **modes;
+ const arch_register_t *reg;
+
+ /* set stack parameter passing style */
+ be_abi_call_set_flags(abi, BE_ABI_FRAME_POINTER_DEDICATED, 4);
+
+ /* collect the mode for each type */
+ modes = alloca(n * sizeof(modes[0]));
+
+ for (i = 0; i < n; i++) {
+ tp = get_method_param_type(method_type, i);
+ modes[i] = get_type_mode(tp);
+ }
+
+ /* set register parameters */
+ if (cc & cc_reg_param) {
+ /* determine the number of parameters passed via registers */
+ biggest_n = ia32_get_n_regparam_class(n, modes, &ignore, &ignore);
+
+ /* loop over all parameters and set the register requirements */
+ for (i = 0; i <= biggest_n; i++) {
+ reg = ia32_get_RegParam_reg(n, modes, i, cc);
+ assert(reg && "kaputt");
+ be_abi_call_param_reg(abi, i, reg);
+ }
+
+ stack_idx = i;
+ }
+
+
+ /* set stack parameters */
+ for (i = stack_idx; i < n; i++) {
+ be_abi_call_param_stack(abi, i);
+ }
+
+
+ /* set return registers */
+ n = get_method_n_ress(method_type);
+
+ assert(n <= 2 && "more than two results not supported");
+
+ /* In case of 64bit returns, we will have two 32bit values */
+ if (n == 2) {
+ tp = get_method_res_type(method_type, 0);
+ mode = get_type_mode(tp);
+
+ assert(!mode_is_float(mode) && "two FP results not supported");
+
+ tp = get_method_res_type(method_type, 1);
+ mode = get_type_mode(tp);
+
+ assert(!mode_is_float(mode) && "two FP results not supported");
+
+ be_abi_call_res_reg(abi, 0, &ia32_gp_regs[REG_EAX]);
+ be_abi_call_res_reg(abi, 1, &ia32_gp_regs[REG_EDX]);
+ }
+ else if (n == 1) {
+ tp = get_method_res_type(method_type, 0);
+ mode = get_type_mode(tp);
+
+ if (mode_is_float(mode)) {
+ be_abi_call_res_reg(abi, 1, &ia32_fp_regs[REG_XMM0]);
+ }
+ else {
+ be_abi_call_res_reg(abi, 1, &ia32_gp_regs[REG_EAX]);
+ }
+ }
+}
+
+
static const void *ia32_get_irn_ops(const arch_irn_handler_t *self, const ir_node *irn) {
return &ia32_irn_ops;
}
return &ia32_irn_handler;
}
-long ia32_get_call_projnum_for_reg(const void *self, const arch_register_t *reg) {
- ia32_isa_t *isa = (ia32_isa_t *)self;
- return ia32_get_reg_projnum(reg, isa->reg_projnum_map);
-}
-
int ia32_to_appear_in_schedule(void *block_env, const ir_node *irn) {
return is_ia32_irn(irn);
}
* Returns the reg_pressure scheduler with to_appear_in_schedule() overloaded
*/
static const list_sched_selector_t *ia32_get_list_sched_selector(const void *self) {
- memcpy(&ia32_sched_selector, reg_pressure_selector, sizeof(list_sched_selector_t));
+ memcpy(&ia32_sched_selector, trivial_selector, sizeof(list_sched_selector_t));
ia32_sched_selector.to_appear_in_schedule = ia32_to_appear_in_schedule;
return &ia32_sched_selector;
}
ia32_done,
ia32_get_n_reg_class,
ia32_get_reg_class,
+ ia32_get_reg_class_for_mode,
+ ia32_get_call_abi,
ia32_get_irn_handler,
ia32_get_code_generator_if,
- ia32_get_list_sched_selector,
- ia32_get_call_projnum_for_reg
+ ia32_get_list_sched_selector
};
projects / libfirm / blobdiff