-/* The codegenrator (transform FIRM into arm FIRM */
-/* $Id$ */
+/*
+ * Copyright (C) 1995-2010 University of Karlsruhe. All right reserved.
+ *
+ * This file is part of libFirm.
+ *
+ * This file may be distributed and/or modified under the terms of the
+ * GNU General Public License version 2 as published by the Free Software
+ * Foundation and appearing in the file LICENSE.GPL included in the
+ * packaging of this file.
+ *
+ * Licensees holding valid libFirm Professional Edition licenses may use
+ * this file in accordance with the libFirm Commercial License.
+ * Agreement provided with the Software.
+ *
+ * This file is provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE
+ * WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR
+ * PURPOSE.
+ */
-#ifdef HAVE_CONFIG_H
+/**
+ * @file
+ * @brief The codegenerator (transform FIRM into arm FIRM)
+ * @author Matthias Braun, Oliver Richter, Tobias Gneist, Michael Beck
+ * @version $Id$
+ */
#include "config.h"
-#endif
#include "irnode_t.h"
#include "irgraph_t.h"
#include "dbginfo.h"
#include "iropt_t.h"
#include "debug.h"
+#include "error.h"
-#include "../benode_t.h"
-#include "bearch_arm_t.h"
+#include "../benode.h"
+#include "../beirg.h"
+#include "../beutil.h"
+#include "../betranshlp.h"
+#include "../beabihelper.h"
+#include "../beabi.h"
+#include "bearch_arm_t.h"
#include "arm_nodes_attr.h"
-#include "../arch/archop.h" /* we need this for Min and Max nodes */
#include "arm_transform.h"
+#include "arm_optimize.h"
#include "arm_new_nodes.h"
#include "arm_map_regs.h"
+#include "arm_cconv.h"
#include "gen_arm_regalloc_if.h"
#include <limits.h>
+DEBUG_ONLY(static firm_dbg_module_t *dbg = NULL;)
-extern ir_op *get_op_Mulh(void);
+/** hold the current code generator during transformation */
+static arm_code_gen_t *env_cg;
+static const arch_register_t *sp_reg = &arm_gp_regs[REG_SP];
+static ir_mode *mode_gp;
+static beabi_helper_env_t *abihelper;
+static calling_convention_t *cconv = NULL;
+static pmap *node_to_stack;
-/****************************************************************************************************
- * _ _ __ _ _
- * | | | | / _| | | (_)
- * _ __ ___ __| | ___ | |_ _ __ __ _ _ __ ___| |_ ___ _ __ _ __ ___ __ _| |_ _ ___ _ __
- * | '_ \ / _ \ / _` |/ _ \ | __| '__/ _` | '_ \/ __| _/ _ \| '__| '_ ` _ \ / _` | __| |/ _ \| '_ \
- * | | | | (_) | (_| | __/ | |_| | | (_| | | | \__ \ || (_) | | | | | | | | (_| | |_| | (_) | | | |
- * |_| |_|\___/ \__,_|\___| \__|_| \__,_|_| |_|___/_| \___/|_| |_| |_| |_|\__,_|\__|_|\___/|_| |_|
- *
- ****************************************************************************************************/
-
-typedef struct vals_ {
- int ops;
- unsigned char values[4];
- unsigned char shifts[4];
-} vals;
-
-/** Execute ROL. */
-static unsigned do_rol(unsigned v, unsigned rol) {
- return (v << rol) | (v >> (32 - rol));
+static bool mode_needs_gp_reg(ir_mode *mode)
+{
+ return mode_is_int(mode) || mode_is_reference(mode);
}
/**
- * construct 8bit values und rot amounts for a value
+ * create firm graph for a constant
*/
-static void gen_vals_from_word(unsigned int value, vals *result)
+static ir_node *create_const_graph_value(dbg_info *dbgi, ir_node *block,
+ unsigned int value)
{
- int initial = 0;
-
- memset(result, 0, sizeof(*result));
+ ir_node *result;
+ arm_vals v, vn;
+ int cnt;
- /* special case: we prefer shift amount 0 */
- if (value < 0x100) {
- result->values[0] = value;
- result->ops = 1;
- return;
- }
+ /* We only have 8 bit immediates. So we possibly have to combine several
+ * operations to construct the desired value.
+ *
+ * we can either create the value by adding bits to 0 or by removing bits
+ * from an register with all bits set. Try which alternative needs fewer
+ * operations */
+ arm_gen_vals_from_word(value, &v);
+ arm_gen_vals_from_word(~value, &vn);
- while (value != 0) {
- if (value & 0xFF) {
- unsigned v = do_rol(value, 8) & 0xFFFFFF;
- int shf = 0;
- for (;;) {
- if ((v & 3) != 0)
- break;
- shf += 2;
- v >>= 2;
- }
- v &= 0xFF;
- shf = (initial + shf - 8) & 0x1F;
- result->values[result->ops] = v;
- result->shifts[result->ops] = shf;
- ++result->ops;
+ if (vn.ops < v.ops) {
+ /* remove bits */
+ result = new_bd_arm_Mvn_imm(dbgi, block, vn.values[0], vn.rors[0]);
+ be_dep_on_frame(result);
- value ^= do_rol(v, shf) >> initial;
+ for (cnt = 1; cnt < vn.ops; ++cnt) {
+ result = new_bd_arm_Bic_imm(dbgi, block, result,
+ vn.values[cnt], vn.rors[cnt]);
}
- else {
- value >>= 8;
- initial += 8;
+ } else {
+ /* add bits */
+ result = new_bd_arm_Mov_imm(dbgi, block, v.values[0], v.rors[0]);
+ be_dep_on_frame(result);
+
+ for (cnt = 1; cnt < v.ops; ++cnt) {
+ result = new_bd_arm_Or_imm(dbgi, block, result,
+ v.values[cnt], v.rors[cnt]);
}
}
+ return result;
}
/**
- * Creates a arm_Const node.
+ * Create a DAG constructing a given Const.
+ *
+ * @param irn a Firm const
*/
-static ir_node *create_const_node(ir_node *irn, ir_node *block, long value) {
- tarval *tv = new_tarval_from_long(value, mode_Iu);
- dbg_info *dbg = get_irn_dbg_info(irn);
- return new_rd_arm_Mov_i(dbg, current_ir_graph, block, get_irn_mode(irn), tv);
+static ir_node *create_const_graph(ir_node *irn, ir_node *block)
+{
+ tarval *tv = get_Const_tarval(irn);
+ ir_mode *mode = get_tarval_mode(tv);
+ unsigned value;
+
+ if (mode_is_reference(mode)) {
+ /* ARM is 32bit, so we can safely convert a reference tarval into Iu */
+ assert(get_mode_size_bits(mode) == get_mode_size_bits(mode_Iu));
+ tv = tarval_convert_to(tv, mode_Iu);
+ }
+ value = get_tarval_long(tv);
+ return create_const_graph_value(get_irn_dbg_info(irn), block, value);
}
/**
- * Creates a arm_Const_Neg node.
+ * Create an And that will zero out upper bits.
+ *
+ * @param dbgi debug info
+ * @param block the basic block
+ * @param op the original node
+ * param src_bits number of lower bits that will remain
*/
-static ir_node *create_const_neg_node(ir_node *irn, ir_node *block, long value) {
- tarval *tv = new_tarval_from_long(value, mode_Iu);
- dbg_info *dbg = get_irn_dbg_info(irn);
- return new_rd_arm_Mvn_i(dbg, current_ir_graph, block, get_irn_mode(irn), tv);
+static ir_node *gen_zero_extension(dbg_info *dbgi, ir_node *block, ir_node *op,
+ int src_bits)
+{
+ if (src_bits == 8) {
+ return new_bd_arm_And_imm(dbgi, block, op, 0xFF, 0);
+ } else if (src_bits == 16) {
+ ir_node *lshift = new_bd_arm_Mov_reg_shift_imm(dbgi, block, op, ARM_SHF_LSL_IMM, 16);
+ ir_node *rshift = new_bd_arm_Mov_reg_shift_imm(dbgi, block, lshift, ARM_SHF_LSR_IMM, 16);
+ return rshift;
+ } else {
+ panic("zero extension only supported for 8 and 16 bits");
+ }
}
-#define NEW_BINOP_NODE(opname, env, op1, op2) new_rd_arm_##opname(env->dbg, current_ir_graph, env->block, op1, op2, env->mode)
-
/**
- * Encodes an immediate with shifter operand
+ * Generate code for a sign extension.
*/
-static unsigned int arm_encode_imm_w_shift(unsigned int shift, unsigned int immediate) {
- return immediate | ((shift>>1)<<8);
+static ir_node *gen_sign_extension(dbg_info *dbgi, ir_node *block, ir_node *op,
+ int src_bits)
+{
+ int shift_width = 32 - src_bits;
+ ir_node *lshift_node = new_bd_arm_Mov_reg_shift_imm(dbgi, block, op, ARM_SHF_LSL_IMM, shift_width);
+ ir_node *rshift_node = new_bd_arm_Mov_reg_shift_imm(dbgi, block, lshift_node, ARM_SHF_ASR_IMM, shift_width);
+ return rshift_node;
}
-/**
- * Decode an immediate with shifter operand
- */
-unsigned int arm_decode_imm_w_shift(tarval *tv) {
- unsigned l = get_tarval_long(tv);
- unsigned rol = (l & ~0xFF) >> 7;
+static ir_node *gen_extension(dbg_info *dbgi, ir_node *block, ir_node *op,
+ ir_mode *orig_mode)
+{
+ int bits = get_mode_size_bits(orig_mode);
+ if (bits == 32)
+ return op;
- return do_rol(l & 0xFF, rol);
+ if (mode_is_signed(orig_mode)) {
+ return gen_sign_extension(dbgi, block, op, bits);
+ } else {
+ return gen_zero_extension(dbgi, block, op, bits);
+ }
}
/**
- * Creates a possible DAG for an constant.
+ * returns true if it is assured, that the upper bits of a node are "clean"
+ * which means for a 16 or 8 bit value, that the upper bits in the register
+ * are 0 for unsigned and a copy of the last significant bit for signed
+ * numbers.
*/
-static ir_node *create_const_graph_value(ir_node *irn, ir_node *block, unsigned int value) {
- ir_node *result;
- int negate = 0;
- vals v, vn;
- int cnt;
- ir_mode *mode = get_irn_mode(irn);
- dbg_info *dbg = get_irn_dbg_info(irn);
+static bool upper_bits_clean(ir_node *transformed_node, ir_mode *mode)
+{
+ (void) transformed_node;
+ (void) mode;
+ /* TODO */
+ return false;
+}
- gen_vals_from_word(value, &v);
- gen_vals_from_word(~value, &vn);
+/**
+ * Transforms a Conv node.
+ *
+ * @return The created ia32 Conv node
+ */
+static ir_node *gen_Conv(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op = get_Conv_op(node);
+ ir_node *new_op = be_transform_node(op);
+ ir_mode *src_mode = get_irn_mode(op);
+ ir_mode *dst_mode = get_irn_mode(node);
+ dbg_info *dbg = get_irn_dbg_info(node);
+
+ if (src_mode == dst_mode)
+ return new_op;
+
+ if (mode_is_float(src_mode) || mode_is_float(dst_mode)) {
+ env_cg->have_fp_insn = 1;
+
+ if (USE_FPA(env_cg->isa)) {
+ if (mode_is_float(src_mode)) {
+ if (mode_is_float(dst_mode)) {
+ /* from float to float */
+ return new_bd_arm_fpaMvf(dbg, block, new_op, dst_mode);
+ } else {
+ /* from float to int */
+ return new_bd_arm_fpaFix(dbg, block, new_op, dst_mode);
+ }
+ } else {
+ /* from int to float */
+ return new_bd_arm_fpaFlt(dbg, block, new_op, dst_mode);
+ }
+ } else if (USE_VFP(env_cg->isa)) {
+ panic("VFP not supported yet");
+ } else {
+ panic("Softfloat not supported yet");
+ }
+ } else { /* complete in gp registers */
+ int src_bits = get_mode_size_bits(src_mode);
+ int dst_bits = get_mode_size_bits(dst_mode);
+ int min_bits;
+ ir_mode *min_mode;
+
+ if (src_bits == dst_bits) {
+ /* kill unnecessary conv */
+ return new_op;
+ }
- if (vn.ops < v.ops) {
- /* remove bits */
- result = create_const_neg_node(irn, block, arm_encode_imm_w_shift(vn.shifts[0], vn.values[0]));
+ if (src_bits < dst_bits) {
+ min_bits = src_bits;
+ min_mode = src_mode;
+ } else {
+ min_bits = dst_bits;
+ min_mode = dst_mode;
+ }
- for (cnt = 1; cnt < vn.ops; ++cnt) {
- tarval *tv = new_tarval_from_long(arm_encode_imm_w_shift(vn.shifts[cnt], vn.values[cnt]), mode_Iu);
- ir_node *bic_i_node = new_rd_arm_Bic_i(dbg, current_ir_graph, block, result, mode, tv);
- result = bic_i_node;
+ if (upper_bits_clean(new_op, min_mode)) {
+ return new_op;
}
- }
- else {
- /* add bits */
- result = create_const_node(irn, block, arm_encode_imm_w_shift(v.shifts[0], v.values[0]));
- for (cnt = 1; cnt < v.ops; ++cnt) {
- tarval *tv = new_tarval_from_long(arm_encode_imm_w_shift(v.shifts[cnt], v.values[cnt]), mode_Iu);
- ir_node *orr_i_node = new_rd_arm_Or_i(dbg, current_ir_graph, block, result, mode, tv);
- result = orr_i_node;
+ if (mode_is_signed(min_mode)) {
+ return gen_sign_extension(dbg, block, new_op, min_bits);
+ } else {
+ return gen_zero_extension(dbg, block, new_op, min_bits);
}
}
- return result;
}
-/**
- * Create a DAG constructing a given Const.
- *
- * @param irn a Firm const
- */
-static ir_node *create_const_graph(ir_node *irn, ir_node *block) {
- int value = get_tarval_long(get_Const_tarval(irn));
- return create_const_graph_value(irn, block, value);
-}
+typedef struct {
+ unsigned char imm_8;
+ unsigned char rot;
+} arm_immediate_t;
+static bool try_encode_as_immediate(const ir_node *node, arm_immediate_t *res)
+{
+ unsigned val, low_pos, high_pos;
+ if (!is_Const(node))
+ return false;
-static ir_node *gen_Const(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *result;
- ir_graph *irg = current_ir_graph;
- ir_node *block = get_nodes_block(irn);
- ir_mode *mode = get_irn_mode(irn);
- dbg_info *dbg = get_irn_dbg_info(irn);
+ val = get_tarval_long(get_Const_tarval(node));
- assert(mode != mode_E && "IEEE Extended FP not supported");
- if (mode == mode_F)
- result = new_rd_arm_fConst(dbg, irg, block, mode, get_Const_tarval(irn));
- else if (mode == mode_D)
- result = new_rd_arm_fConst(dbg, irg, block, mode, get_Const_tarval(irn));
- else if (mode == mode_P)
- return irn;
- else
- result = create_const_graph(irn, block);
- return result;
-}
+ if (val == 0) {
+ res->imm_8 = 0;
+ res->rot = 0;
+ return true;
+ }
+ if (val <= 0xff) {
+ res->imm_8 = val;
+ res->rot = 0;
+ return true;
+ }
+ /* arm allows to use to rotate an 8bit immediate value by a multiple of 2
+ (= 0, 2, 4, 6, ...).
+ So we determine the smallest even position with a bit set
+ and the highest even position with no bit set anymore.
+ If the difference between these 2 is <= 8, then we can encode the value
+ as immediate.
+ */
+ low_pos = ntz(val) & ~1u;
+ high_pos = (32-nlz(val)+1) & ~1u;
+
+ if (high_pos - low_pos <= 8) {
+ res->imm_8 = val >> low_pos;
+ res->rot = 32 - low_pos;
+ return true;
+ }
+
+ if (high_pos > 24) {
+ res->rot = 34 - high_pos;
+ val = val >> (32-res->rot) | val << (res->rot);
+ if (val <= 0xff) {
+ res->imm_8 = val;
+ return true;
+ }
+ }
-static ir_node *gen_mask(ir_node *irn, ir_node *op, int result_bits) {
- ir_node *block = get_nodes_block(irn);
- unsigned mask_bits = (1 << result_bits) - 1;
- ir_node *mask_node = create_const_graph_value(irn, block, mask_bits);
- dbg_info *dbg = get_irn_dbg_info(irn);
- return new_rd_arm_And(dbg, current_ir_graph, block, op, mask_node, get_irn_mode(irn), ARM_SHF_NONE, NULL);
+ return false;
}
-static ir_node *gen_sign_extension(ir_node *irn, ir_node *op, int result_bits) {
- ir_node *block = get_nodes_block(irn);
- int shift_width = 32 - result_bits;
- ir_graph *irg = current_ir_graph;
- ir_node *shift_const_node = create_const_graph_value(irn, block, shift_width);
- dbg_info *dbg = get_irn_dbg_info(irn);
- ir_node *lshift_node = new_rd_arm_Shl(dbg, irg, block, op, shift_const_node, get_irn_mode(op));
- ir_node *rshift_node = new_rd_arm_Shrs(dbg, irg, block, lshift_node, shift_const_node, get_irn_mode(irn));
- return rshift_node;
+static bool is_downconv(const ir_node *node)
+{
+ ir_mode *src_mode;
+ ir_mode *dest_mode;
+
+ if (!is_Conv(node))
+ return false;
+
+ /* we only want to skip the conv when we're the only user
+ * (not optimal but for now...)
+ */
+ if (get_irn_n_edges(node) > 1)
+ return false;
+
+ src_mode = get_irn_mode(get_Conv_op(node));
+ dest_mode = get_irn_mode(node);
+ return
+ mode_needs_gp_reg(src_mode) &&
+ mode_needs_gp_reg(dest_mode) &&
+ get_mode_size_bits(dest_mode) <= get_mode_size_bits(src_mode);
}
-/**
- * Transforms a Conv node.
- *
- * @param env The transformation environment
- * @return the created arm Conv node
- */
-static ir_node *gen_Conv(ir_node *irn, arm_code_gen_t *cg) {
- ir_graph *irg = current_ir_graph;
- ir_node *block = get_nodes_block(irn);
- ir_node *op = get_Conv_op(irn);
- ir_mode *in_mode = get_irn_mode(op);
- ir_mode *out_mode = get_irn_mode(irn);
- dbg_info *dbg = get_irn_dbg_info(irn);
-
- assert( in_mode != mode_E && "");
- assert( in_mode != mode_Ls && "");
- assert( in_mode != mode_Lu && "");
- assert( out_mode != mode_E && "");
- assert( out_mode != mode_Ls && "");
- assert( out_mode != mode_Lu && "");
-
- if (in_mode == out_mode)
- return op;
+static ir_node *arm_skip_downconv(ir_node *node)
+{
+ while (is_downconv(node))
+ node = get_Conv_op(node);
+ return node;
+}
- if ((mode_is_int(in_mode) || mode_is_reference(in_mode))
- && (mode_is_reference(out_mode) || mode_is_int(out_mode))) {
- int in_bits = get_mode_size_bits(in_mode);
- int out_bits = get_mode_size_bits(out_mode);
- int in_sign = get_mode_sign(in_mode);
- int out_sign = get_mode_sign(out_mode);
-
- // 32 -> 32
- // NOPpen
- if (in_bits == out_bits && in_bits == 32)
- return op;
-
- // 16 -> 16
- // unsigned -> unsigned
- // NOP
- // unsigned -> signed
- // sign extension (31:16)=(15)
- // signed -> unsigned
- // maskieren (31:16)=0
- // signed -> signed
- // NOP
- if (in_bits == out_bits && out_bits < 32) {
- if (in_sign && !out_sign) {
- return gen_mask(irn, op, out_bits);
- } else {
- return gen_sign_extension(irn, op, out_bits);
- }
- }
+typedef enum {
+ MATCH_NONE = 0,
+ MATCH_COMMUTATIVE = 1 << 0,
+ MATCH_SIZE_NEUTRAL = 1 << 1,
+} match_flags_t;
- // 16 -> 32
- // unsigned -> unsigned
- // NOP
- // unsigned -> signed
- // NOP
- // signed -> unsigned
- // sign extension (31:16)=(15)
- // signed -> signed
- // sign extension (31:16)=(15)
- if (in_bits < out_bits) {
- if (in_sign) {
- return gen_sign_extension(irn, op, out_bits);
- } else {
- return op;
- }
- }
+typedef ir_node* (*new_binop_reg_func) (dbg_info *dbgi, ir_node *block, ir_node *op1, ir_node *op2);
+typedef ir_node* (*new_binop_imm_func) (dbg_info *dbgi, ir_node *block, ir_node *op1, unsigned char imm8, unsigned char imm_rot);
- // 32 -> 16
- // unsigned -> unsigned
- // maskieren (31:16)=0
- // unsigned -> signed
- // maskieren (31:16)=0
- // signed -> unsigned
- // maskieren (31:16)=0
- // signed -> signed
- // sign extension (erledigt auch maskieren) (31:16)=(15)
- if (in_bits > out_bits) {
- if (in_sign && out_sign) {
- return gen_sign_extension(irn, op, out_bits);
- } else {
- return gen_mask(irn, op, out_bits);
- }
- }
- assert(0 && "recheck integer conversion logic!");
- return irn;
- } else if (in_mode == mode_D && out_mode == mode_F) {
- return new_rd_arm_fConvD2S(dbg, irg, block, op, out_mode);
- } else if (in_mode == mode_F && out_mode == mode_D) {
- return new_rd_arm_fConvS2D(dbg, irg, block, op, out_mode);
- } else if (mode_is_int(in_mode) && mode_is_float(out_mode)) {
- cg->have_fp = 1;
- return irn; /* TODO: implement int->float conversion*/
- } else if (mode_is_float(in_mode) && mode_is_int(out_mode)) {
- cg->have_fp = 1;
- return irn; /* TODO: implement float->int conversion*/
+static ir_node *gen_int_binop(ir_node *node, match_flags_t flags,
+ new_binop_reg_func new_reg, new_binop_imm_func new_imm)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op1 = get_binop_left(node);
+ ir_node *new_op1;
+ ir_node *op2 = get_binop_right(node);
+ ir_node *new_op2;
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ arm_immediate_t imm;
+
+ if (flags & MATCH_SIZE_NEUTRAL) {
+ op1 = arm_skip_downconv(op1);
+ op2 = arm_skip_downconv(op2);
} else {
- assert(0 && "not implemented conversion");
- return irn;
+ assert(get_mode_size_bits(get_irn_mode(node)) == 32);
}
-}
-
-/**
- * Return true if an operand is a shifter operand
- */
-static int is_shifter_operand(ir_node *n, arm_shift_modifier *pmod) {
- arm_shift_modifier mod = ARM_SHF_NONE;
- if (is_arm_Mov(n))
- mod = get_arm_shift_modifier(n);
-
- *pmod = mod;
- if (mod != ARM_SHF_NONE) {
- long v = get_tarval_long(get_arm_value(n));
- if (v < 32)
- return (int)v;
+ if (try_encode_as_immediate(op2, &imm)) {
+ ir_node *new_op1 = be_transform_node(op1);
+ return new_imm(dbgi, block, new_op1, imm.imm_8, imm.rot);
+ }
+ new_op2 = be_transform_node(op2);
+ if ((flags & MATCH_COMMUTATIVE) && try_encode_as_immediate(op1, &imm)) {
+ return new_imm(dbgi, block, new_op2, imm.imm_8, imm.rot);
}
- return 0;
+ new_op1 = be_transform_node(op1);
+
+ return new_reg(dbgi, block, new_op1, new_op2);
}
/**
- * Creates an arm Add.
+ * Creates an ARM Add.
*
- * @param env The transformation environment
* @return the created arm Add node
*/
-static ir_node *gen_Add(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- ir_node *op1 = get_Add_left(irn);
- ir_node *op2 = get_Add_right(irn);
- ir_mode *mode = get_irn_mode(irn);
- ir_graph *irg = current_ir_graph;
- ir_node *op3;
- int v;
- arm_shift_modifier mod;
- dbg_info *dbg = get_irn_dbg_info(irn);
-
- assert(mode != mode_E && "IEEE Extended FP not supported");
+static ir_node *gen_Add(ir_node *node)
+{
+ ir_mode *mode = get_irn_mode(node);
if (mode_is_float(mode)) {
- cg->have_fp = 1;
- return new_rd_arm_fAdd(dbg, irg, block, op1, op2, mode);
- }
- if (mode_is_numP(mode)) {
- if (is_arm_Mov_i(op1))
- return new_rd_arm_Add_i(dbg, irg, block, op2, mode, get_arm_value(op1));
- if (is_arm_Mov_i(op2))
- return new_rd_arm_Add_i(dbg, irg, block, op1, mode, get_arm_value(op2));
-
- /* check for MLA */
- if (is_arm_Mul(op1) && get_irn_n_edges(op1) == 1) {
- op3 = op2;
- op2 = get_irn_n(op1, 1);
- op1 = get_irn_n(op1, 0);
-
- return new_rd_arm_Mla(dbg, irg, block, op1, op2, op3, mode);
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op1 = get_Add_left(node);
+ ir_node *op2 = get_Add_right(node);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *new_op1 = be_transform_node(op1);
+ ir_node *new_op2 = be_transform_node(op2);
+ env_cg->have_fp_insn = 1;
+ if (USE_FPA(env_cg->isa)) {
+#if 0
+ if (is_arm_fpaMvf_i(new_op1))
+ return new_bd_arm_fpaAdf_i(dbgi, block, new_op2, mode, get_arm_imm_value(new_op1));
+ if (is_arm_fpaMvf_i(new_op2))
+ return new_bd_arm_fpaAdf_i(dbgi, block, new_op1, mode, get_arm_imm_value(new_op2));
+#endif
+ return new_bd_arm_fpaAdf(dbgi, block, new_op1, new_op2, mode);
+ } else if (USE_VFP(env_cg->isa)) {
+ assert(mode != mode_E && "IEEE Extended FP not supported");
+ panic("VFP not supported yet");
+ } else {
+ panic("Softfloat not supported yet");
}
- if (is_arm_Mul(op2) && get_irn_n_edges(op2) == 1) {
- op3 = op1;
- op1 = get_irn_n(op2, 0);
- op2 = get_irn_n(op2, 1);
+ } else {
+#if 0
+ /* check for MLA */
+ if (is_arm_Mul(new_op1) && get_irn_n_edges(op1) == 1) {
+ new_op3 = new_op2;
+ new_op2 = get_irn_n(new_op1, 1);
+ new_op1 = get_irn_n(new_op1, 0);
- return new_rd_arm_Mla(dbg, irg, block, op1, op2, op3, mode);
+ return new_bd_arm_Mla(dbgi, block, new_op1, new_op2, new_op3);
}
+ if (is_arm_Mul(new_op2) && get_irn_n_edges(op2) == 1) {
+ new_op3 = new_op1;
+ new_op1 = get_irn_n(new_op2, 0);
+ new_op2 = get_irn_n(new_op2, 1);
- /* is the first a shifter */
- v = is_shifter_operand(op1, &mod);
- if (v) {
- op1 = get_irn_n(op1, 0);
- return new_rd_arm_Add(dbg, irg, block, op2, op1, mode, mod, new_tarval_from_long(v, mode_Iu));
- }
- /* is the second a shifter */
- v = is_shifter_operand(op2, &mod);
- if (v) {
- op2 = get_irn_n(op2, 0);
- return new_rd_arm_Add(dbg, irg, block, op1, op2, mode, mod, new_tarval_from_long(v, mode_Iu));
+ return new_bd_arm_Mla(dbgi, block, new_op1, new_op2, new_op3);
}
+#endif
- /* normal ADD */
- return new_rd_arm_Add(dbg, irg, block, op1, op2, mode, ARM_SHF_NONE, NULL);
+ return gen_int_binop(node, MATCH_COMMUTATIVE | MATCH_SIZE_NEUTRAL,
+ new_bd_arm_Add_reg, new_bd_arm_Add_imm);
}
-
- assert(0 && "unknown mode for add");
- return NULL;
}
/**
- * Creates an arm Mul.
+ * Creates an ARM Mul.
*
- * @param env The transformation environment
* @return the created arm Mul node
*/
-static ir_node *gen_Mul(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- ir_node *op1 = get_Mul_left(irn);
- ir_node *op2 = get_Mul_right(irn);
- ir_mode *mode = get_irn_mode(irn);
- ir_graph *irg = current_ir_graph;
- dbg_info *dbg = get_irn_dbg_info(irn);
-
- assert(mode != mode_E && "IEEE Extended FP not supported");
+static ir_node *gen_Mul(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op1 = get_Mul_left(node);
+ ir_node *new_op1 = be_transform_node(op1);
+ ir_node *op2 = get_Mul_right(node);
+ ir_node *new_op2 = be_transform_node(op2);
+ ir_mode *mode = get_irn_mode(node);
+ dbg_info *dbg = get_irn_dbg_info(node);
if (mode_is_float(mode)) {
- cg->have_fp = 1;
- return new_rd_arm_fMul(dbg, irg, block, op1, op2, mode);
+ env_cg->have_fp_insn = 1;
+ if (USE_FPA(env_cg->isa)) {
+#if 0
+ if (is_arm_Mov_i(new_op1))
+ return new_bd_arm_fpaMuf_i(dbg, block, new_op2, mode, get_arm_imm_value(new_op1));
+ if (is_arm_Mov_i(new_op2))
+ return new_bd_arm_fpaMuf_i(dbg, block, new_op1, mode, get_arm_imm_value(new_op2));
+#endif
+ return new_bd_arm_fpaMuf(dbg, block, new_op1, new_op2, mode);
+ } else if (USE_VFP(env_cg->isa)) {
+ assert(mode != mode_E && "IEEE Extended FP not supported");
+ panic("VFP not supported yet");
+ } else {
+ panic("Softfloat not supported yet");
+ }
}
- return new_rd_arm_Mul(dbg, irg, block, op1, op2, mode);
+ assert(mode_is_data(mode));
+ return new_bd_arm_Mul(dbg, block, new_op1, new_op2);
}
-/**
- * Creates an arm floating point Div.
- *
- * @param env The transformation environment
- * @return the created arm fDiv node
- */
-static ir_node *gen_Quot(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- ir_node *op1 = get_Quot_left(irn);
- ir_node *op2 = get_Quot_right(irn);
- ir_mode *mode = get_irn_mode(irn);
- dbg_info *dbg = get_irn_dbg_info(irn);
+static ir_node *gen_Quot(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op1 = get_Quot_left(node);
+ ir_node *new_op1 = be_transform_node(op1);
+ ir_node *op2 = get_Quot_right(node);
+ ir_node *new_op2 = be_transform_node(op2);
+ ir_mode *mode = get_irn_mode(node);
+ dbg_info *dbg = get_irn_dbg_info(node);
assert(mode != mode_E && "IEEE Extended FP not supported");
- return new_rd_arm_fDiv(dbg, current_ir_graph, block, op1, op2, mode);
-}
-
-#define GEN_INT_OP(op) \
-static ir_node *gen_ ## op(ir_node *irn, arm_code_gen_t *cg) { \
- ir_graph *irg = current_ir_graph; \
- ir_node *block = get_nodes_block(irn); \
- ir_node *op1 = get_ ## op ## _left(irn); \
- ir_node *op2 = get_ ## op ## _right(irn); \
- int v; \
- arm_shift_modifier mod; \
- ir_mode *mode = get_irn_mode(irn); \
- dbg_info *dbg = get_irn_dbg_info(irn); \
- \
- if (is_arm_Mov_i(op1)) \
- return new_rd_arm_ ## op ## _i(dbg, irg, block, op2, mode, get_arm_value(op1)); \
- if (is_arm_Mov_i(op2)) \
- return new_rd_arm_ ## op ## _i(dbg, irg, block, op1, mode, get_arm_value(op2)); \
- /* is the first a shifter */ \
- v = is_shifter_operand(op1, &mod); \
- if (v) { \
- op1 = get_irn_n(op1, 0); \
- return new_rd_arm_ ## op(dbg, irg, block, op2, op1, mode, mod, new_tarval_from_long(v, mode_Iu)); \
- } \
- /* is the second a shifter */ \
- v = is_shifter_operand(op2, &mod); \
- if (v) { \
- op2 = get_irn_n(op2, 0); \
- return new_rd_arm_ ## op(dbg, irg, block, op1, op2, mode, mod, new_tarval_from_long(v, mode_Iu)); \
- } \
- /* Normal op */ \
- return new_rd_arm_ ## op(dbg, irg, block, op1, op2, mode, ARM_SHF_NONE, NULL); \
+ env_cg->have_fp_insn = 1;
+ if (USE_FPA(env_cg->isa)) {
+#if 0
+ if (is_arm_Mov_i(new_op1))
+ return new_bd_arm_fpaRdf_i(dbg, block, new_op2, mode, get_arm_imm_value(new_op1));
+ if (is_arm_Mov_i(new_op2))
+ return new_bd_arm_fpaDvf_i(dbg, block, new_op1, mode, get_arm_imm_value(new_op2));
+#endif
+ return new_bd_arm_fpaDvf(dbg, block, new_op1, new_op2, mode);
+ } else if (USE_VFP(env_cg->isa)) {
+ assert(mode != mode_E && "IEEE Extended FP not supported");
+ panic("VFP not supported yet");
+ } else {
+ panic("Softfloat not supported yet");
+ }
}
+static ir_node *gen_And(ir_node *node)
+{
+ return gen_int_binop(node, MATCH_COMMUTATIVE | MATCH_SIZE_NEUTRAL,
+ new_bd_arm_And_reg, new_bd_arm_And_imm);
+}
-/**
- * Creates an arm And.
- *
- * @param env The transformation environment
- * @return the created arm And node
- */
-static ir_node *gen_And(ir_node *irn, arm_code_gen_t *cg);
-GEN_INT_OP(And)
-
-/**
- * Creates an arm Orr.
- *
- * @param env The transformation environment
- * @return the created arm Or node
- */
-static ir_node *gen_Or(ir_node *irn, arm_code_gen_t *cg);
-GEN_INT_OP(Or)
-
-/**
- * Creates an arm Eor.
- *
- * @param env The transformation environment
- * @return the created arm Eor node
- */
-static ir_node *gen_Eor(ir_node *irn, arm_code_gen_t *cg);
-GEN_INT_OP(Eor)
+static ir_node *gen_Or(ir_node *node)
+{
+ return gen_int_binop(node, MATCH_COMMUTATIVE | MATCH_SIZE_NEUTRAL,
+ new_bd_arm_Or_reg, new_bd_arm_Or_imm);
+}
-/**
- * Creates an arm Sub.
- *
- * @param env The transformation environment
- * @return the created arm Sub node
- */
-static ir_node *gen_Sub(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- ir_node *op1 = get_Sub_left(irn);
- ir_node *op2 = get_Sub_right(irn);
- int v;
- arm_shift_modifier mod;
- ir_mode *mode = get_irn_mode(irn);
- ir_graph *irg = current_ir_graph;
- dbg_info *dbg = get_irn_dbg_info(irn);
+static ir_node *gen_Eor(ir_node *node)
+{
+ return gen_int_binop(node, MATCH_COMMUTATIVE | MATCH_SIZE_NEUTRAL,
+ new_bd_arm_Eor_reg, new_bd_arm_Eor_imm);
+}
- assert(mode != mode_E && "IEEE Extended FP not supported");
+static ir_node *gen_Sub(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op1 = get_Sub_left(node);
+ ir_node *new_op1 = be_transform_node(op1);
+ ir_node *op2 = get_Sub_right(node);
+ ir_node *new_op2 = be_transform_node(op2);
+ ir_mode *mode = get_irn_mode(node);
+ dbg_info *dbgi = get_irn_dbg_info(node);
if (mode_is_float(mode)) {
- cg->have_fp = 1;
- return new_rd_arm_fSub(dbg, irg, block, op1, op2, mode);
- }
- if (mode_is_numP(mode)) {
- if (is_arm_Mov_i(op1))
- return new_rd_arm_Rsb_i(dbg, irg, block, op2, mode, get_arm_value(op1));
- if (is_arm_Mov_i(op2))
- return new_rd_arm_Sub_i(dbg, irg, block, op1, mode, get_arm_value(op2));
-
- /* is the first a shifter */
- v = is_shifter_operand(op1, &mod);
- if (v) {
- op1 = get_irn_n(op1, 0);
- return new_rd_arm_Rsb(dbg, irg, block, op2, op1, mode, mod, new_tarval_from_long(v, mode_Iu));
- }
- /* is the second a shifter */
- v = is_shifter_operand(op2, &mod);
- if (v) {
- op2 = get_irn_n(op2, 0);
- return new_rd_arm_Sub(dbg, irg, block, op1, op2, mode, mod, new_tarval_from_long(v, mode_Iu));
+ env_cg->have_fp_insn = 1;
+ if (USE_FPA(env_cg->isa)) {
+#if 0
+ if (is_arm_Mov_i(new_op1))
+ return new_bd_arm_fpaRsf_i(dbgi, block, new_op2, mode, get_arm_imm_value(new_op1));
+ if (is_arm_Mov_i(new_op2))
+ return new_bd_arm_fpaSuf_i(dbgi, block, new_op1, mode, get_arm_imm_value(new_op2));
+#endif
+ return new_bd_arm_fpaSuf(dbgi, block, new_op1, new_op2, mode);
+ } else if (USE_VFP(env_cg->isa)) {
+ assert(mode != mode_E && "IEEE Extended FP not supported");
+ panic("VFP not supported yet");
+ } else {
+ panic("Softfloat not supported yet");
}
- /* normal sub */
- return new_rd_arm_Sub(dbg, irg, block, op1, op2, mode, ARM_SHF_NONE, NULL);
+ } else {
+ return gen_int_binop(node, MATCH_SIZE_NEUTRAL,
+ new_bd_arm_Sub_reg, new_bd_arm_Sub_imm);
}
- assert(0 && "unknown mode for sub");
- return NULL;
}
/**
- * Creates an arm Shl.
- *
- * @param env The transformation environment
- * @return the created arm Shl node
+ * Checks if a given value can be used as an immediate for the given
+ * ARM shift mode.
*/
-static ir_node *gen_Shl(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *result;
- ir_node *block = get_nodes_block(irn);
- ir_node *op1 = get_Shl_left(irn);
- ir_node *op2 = get_Shl_right(irn);
- ir_mode *mode = get_irn_mode(irn);
- ir_graph *irg = current_ir_graph;
- dbg_info *dbg = get_irn_dbg_info(irn);
-
- if (is_arm_Mov_i(op2)) {
- result = new_rd_arm_Mov(dbg, irg, block, op1, mode, ARM_SHF_LSL, get_arm_value(op2));
- } else {
- result = new_rd_arm_Shl(dbg, irg, block, op1, op2, mode);
- }
- return result;
+static bool can_use_shift_constant(unsigned int val,
+ arm_shift_modifier_t modifier)
+{
+ if (val <= 31)
+ return true;
+ if (val == 32 && modifier != ARM_SHF_LSL_REG && modifier != ARM_SHF_ROR_REG)
+ return true;
+ return false;
}
/**
- * Creates an arm Shr.
+ * generate an ARM shift instruction.
*
- * @param env The transformation environment
- * @return the created arm Shr node
+ * @param node the node
+ * @param flags matching flags
+ * @param shift_modifier initial encoding of the desired shift operation
*/
-static ir_node *gen_Shr(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *result;
- ir_node *block = get_nodes_block(irn);
- ir_node *op1 = get_Shr_left(irn);
- ir_node *op2 = get_Shr_right(irn);
- ir_mode *mode = get_irn_mode(irn);
- ir_graph *irg = current_ir_graph;
- dbg_info *dbg = get_irn_dbg_info(irn);
-
- if (is_arm_Mov_i(op2)) {
- result = new_rd_arm_Mov(dbg, irg, block, op1, mode, ARM_SHF_LSR, get_arm_value(op2));
- } else {
- result = new_rd_arm_Shr(dbg, irg, block, op1, op2, mode);
+static ir_node *make_shift(ir_node *node, match_flags_t flags,
+ arm_shift_modifier_t shift_modifier)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op1 = get_binop_left(node);
+ ir_node *op2 = get_binop_right(node);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *new_op1;
+ ir_node *new_op2;
+
+ if (flags & MATCH_SIZE_NEUTRAL) {
+ op1 = arm_skip_downconv(op1);
+ op2 = arm_skip_downconv(op2);
}
- return result;
-}
-/**
- * Creates an arm Shrs.
- *
- * @param env The transformation environment
- * @return the created arm Shrs node
- */
-static ir_node *gen_Shrs(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *result;
- ir_node *block = get_nodes_block(irn);
- ir_node *op1 = get_Shrs_left(irn);
- ir_node *op2 = get_Shrs_right(irn);
- ir_mode *mode = get_irn_mode(irn);
- dbg_info *dbg = get_irn_dbg_info(irn);
-
- if (is_arm_Mov_i(op2)) {
- result = new_rd_arm_Mov(dbg, current_ir_graph, block, op1, mode, ARM_SHF_ASR, get_arm_value(op2));
- } else {
- result = new_rd_arm_Shrs(dbg, current_ir_graph, block, op1, op2, mode);
+ new_op1 = be_transform_node(op1);
+ if (is_Const(op2)) {
+ tarval *tv = get_Const_tarval(op2);
+ unsigned int val = get_tarval_long(tv);
+ assert(tarval_is_long(tv));
+ if (can_use_shift_constant(val, shift_modifier)) {
+ switch (shift_modifier) {
+ case ARM_SHF_LSL_REG: shift_modifier = ARM_SHF_LSL_IMM; break;
+ case ARM_SHF_LSR_REG: shift_modifier = ARM_SHF_LSR_IMM; break;
+ case ARM_SHF_ASR_REG: shift_modifier = ARM_SHF_ASR_IMM; break;
+ case ARM_SHF_ROR_REG: shift_modifier = ARM_SHF_ROR_IMM; break;
+ default: panic("unexpected shift modifier");
+ }
+ return new_bd_arm_Mov_reg_shift_imm(dbgi, block, new_op1,
+ shift_modifier, val);
+ }
}
- return result;
+
+ new_op2 = be_transform_node(op2);
+ return new_bd_arm_Mov_reg_shift_reg(dbgi, block, new_op1, new_op2,
+ shift_modifier);
}
-/**
- * Transforms a Not node.
- *
- * @param env The transformation environment
- * @return the created arm Not node
- */
-static ir_node *gen_Not(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- ir_node *op = get_Not_op(irn);
- int v;
- arm_shift_modifier mod = ARM_SHF_NONE;
- tarval *tv = NULL;
- dbg_info *dbg = get_irn_dbg_info(irn);
+static ir_node *gen_Shl(ir_node *node)
+{
+ return make_shift(node, MATCH_SIZE_NEUTRAL, ARM_SHF_LSL_REG);
+}
+
+static ir_node *gen_Shr(ir_node *node)
+{
+ return make_shift(node, MATCH_NONE, ARM_SHF_LSR_REG);
+}
+
+static ir_node *gen_Shrs(ir_node *node)
+{
+ return make_shift(node, MATCH_NONE, ARM_SHF_ASR_REG);
+}
+
+static ir_node *gen_Ror(ir_node *node, ir_node *op1, ir_node *op2)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *new_op1 = be_transform_node(op1);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *new_op2 = be_transform_node(op2);
- v = is_shifter_operand(op, &mod);
- if (v) {
- op = get_irn_n(op, 0);
- tv = new_tarval_from_long(v, mode_Iu);
+ return new_bd_arm_Mov_reg_shift_reg(dbgi, block, new_op1, new_op2,
+ ARM_SHF_ROR_REG);
+}
+
+static ir_node *gen_Rol(ir_node *node, ir_node *op1, ir_node *op2)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *new_op1 = be_transform_node(op1);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *new_op2 = be_transform_node(op2);
+
+ /* Note: there is no Rol on arm, we have to use Ror */
+ new_op2 = new_bd_arm_Rsb_imm(dbgi, block, new_op2, 32, 0);
+ return new_bd_arm_Mov_reg_shift_reg(dbgi, block, new_op1, new_op2,
+ ARM_SHF_ROR_REG);
+}
+
+static ir_node *gen_Rotl(ir_node *node)
+{
+ ir_node *rotate = NULL;
+ ir_node *op1 = get_Rotl_left(node);
+ ir_node *op2 = get_Rotl_right(node);
+
+ /* Firm has only RotL, so we are looking for a right (op2)
+ operand "-e+mode_size_bits" (it's an already modified "mode_size_bits-e",
+ that means we can create a RotR. */
+
+ if (is_Add(op2)) {
+ ir_node *right = get_Add_right(op2);
+ if (is_Const(right)) {
+ tarval *tv = get_Const_tarval(right);
+ ir_mode *mode = get_irn_mode(node);
+ long bits = get_mode_size_bits(mode);
+ ir_node *left = get_Add_left(op2);
+
+ if (is_Minus(left) &&
+ tarval_is_long(tv) &&
+ get_tarval_long(tv) == bits &&
+ bits == 32)
+ rotate = gen_Ror(node, op1, get_Minus_op(left));
+ }
+ } else if (is_Sub(op2)) {
+ ir_node *left = get_Sub_left(op2);
+ if (is_Const(left)) {
+ tarval *tv = get_Const_tarval(left);
+ ir_mode *mode = get_irn_mode(node);
+ long bits = get_mode_size_bits(mode);
+ ir_node *right = get_Sub_right(op2);
+
+ if (tarval_is_long(tv) &&
+ get_tarval_long(tv) == bits &&
+ bits == 32)
+ rotate = gen_Ror(node, op1, right);
+ }
+ } else if (is_Const(op2)) {
+ tarval *tv = get_Const_tarval(op2);
+ ir_mode *mode = get_irn_mode(node);
+ long bits = get_mode_size_bits(mode);
+
+ if (tarval_is_long(tv) && bits == 32) {
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *new_op1 = be_transform_node(op1);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+
+ bits = (bits - get_tarval_long(tv)) & 31;
+ rotate = new_bd_arm_Mov_reg_shift_imm(dbgi, block, new_op1, ARM_SHF_ROR_IMM, bits);
+ }
+ }
+
+ if (rotate == NULL) {
+ rotate = gen_Rol(node, op1, op2);
}
- return new_rd_arm_Mvn(dbg, current_ir_graph, block, op, get_irn_mode(irn), mod, tv);
+
+ return rotate;
}
-/**
- * Transforms an Abs node.
- *
- * @param env The transformation environment
- * @return the created arm Abs node
- */
-static ir_node *gen_Abs(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- ir_node *op = get_Abs_op(irn);
- ir_mode *mode = get_irn_mode(irn);
- dbg_info *dbg = get_irn_dbg_info(irn);
+static ir_node *gen_Not(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op = get_Not_op(node);
+ ir_node *new_op = be_transform_node(op);
+ dbg_info *dbgi = get_irn_dbg_info(node);
- assert(mode != mode_E && "IEEE Extended FP not supported");
+ /* TODO: we could do alot more here with all the Mvn variations */
+
+ return new_bd_arm_Mvn_reg(dbgi, block, new_op);
+}
+
+static ir_node *gen_Abs(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op = get_Abs_op(node);
+ ir_node *new_op = be_transform_node(op);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_mode *mode = get_irn_mode(node);
if (mode_is_float(mode)) {
- cg->have_fp = 1;
- return new_rd_arm_fAbs(dbg, current_ir_graph, block, op, mode);
+ env_cg->have_fp_insn = 1;
+ if (USE_FPA(env_cg->isa)) {
+ return new_bd_arm_fpaAbs(dbgi, block, new_op, mode);
+ } else if (USE_VFP(env_cg->isa)) {
+ assert(mode != mode_E && "IEEE Extended FP not supported");
+ panic("VFP not supported yet");
+ } else {
+ panic("Softfloat not supported yet");
+ }
}
- return new_rd_arm_Abs(dbg, current_ir_graph, block, op, mode);
+ assert(mode_is_data(mode));
+ return new_bd_arm_Abs(dbgi, block, new_op);
}
-/**
- * Transforms a Minus node.
- *
- * @param env The transformation environment
- * @return the created arm Minus node
- */
-static ir_node *gen_Minus(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- ir_node *op = get_Minus_op(irn);
- ir_mode *mode = get_irn_mode(irn);
- ir_graph *irg = current_ir_graph;
- dbg_info *dbg = get_irn_dbg_info(irn);
+static ir_node *gen_Minus(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op = get_Minus_op(node);
+ ir_node *new_op = be_transform_node(op);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_mode *mode = get_irn_mode(node);
if (mode_is_float(mode)) {
- return new_rd_arm_fNeg(dbg, irg, block, op, mode);
+ env_cg->have_fp_insn = 1;
+ if (USE_FPA(env_cg->isa)) {
+ return new_bd_arm_fpaMvf(dbgi, block, op, mode);
+ } else if (USE_VFP(env_cg->isa)) {
+ assert(mode != mode_E && "IEEE Extended FP not supported");
+ panic("VFP not supported yet");
+ } else {
+ panic("Softfloat not supported yet");
+ }
}
- return new_rd_arm_Rsb_i(dbg, irg, block, op, mode, get_mode_null(mode));
+ assert(mode_is_data(mode));
+ return new_bd_arm_Rsb_imm(dbgi, block, new_op, 0, 0);
}
-/**
- * Transforms a Load.
- *
- * @param mod the debug module
- * @param block the block the new node should belong to
- * @param node the ir Load node
- * @param mode node mode
- * @return the created arm Load node
- */
-static ir_node *gen_Load(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- ir_mode *mode = get_Load_mode(irn);
- ir_graph *irg = current_ir_graph;
- dbg_info *dbg = get_irn_dbg_info(irn);
+static ir_node *gen_Load(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *ptr = get_Load_ptr(node);
+ ir_node *new_ptr = be_transform_node(ptr);
+ ir_node *mem = get_Load_mem(node);
+ ir_node *new_mem = be_transform_node(mem);
+ ir_mode *mode = get_Load_mode(node);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *new_load = NULL;
if (mode_is_float(mode)) {
- cg->have_fp = 1;
- /* FIXME: set the load mode */
- return new_rd_arm_fLoad(dbg, irg, block, get_Load_ptr(irn), get_Load_mem(irn));
- }
- if (mode == mode_Bu) {
- return new_rd_arm_Loadb(dbg, irg, block, get_Load_ptr(irn), get_Load_mem(irn));
- }
- if (mode == mode_Bs) {
- return new_rd_arm_Loadbs(dbg, irg, block, get_Load_ptr(irn), get_Load_mem(irn));
- }
- if (mode == mode_Hu) {
- return new_rd_arm_Loadh(dbg, irg, block, get_Load_ptr(irn), get_Load_mem(irn));
- }
- if (mode == mode_Hs) {
- return new_rd_arm_Loadhs(dbg, irg, block, get_Load_ptr(irn), get_Load_mem(irn));
+ env_cg->have_fp_insn = 1;
+ if (USE_FPA(env_cg->isa)) {
+ new_load = new_bd_arm_fpaLdf(dbgi, block, new_ptr, new_mem, mode);
+ } else if (USE_VFP(env_cg->isa)) {
+ assert(mode != mode_E && "IEEE Extended FP not supported");
+ panic("VFP not supported yet");
+ } else {
+ panic("Softfloat not supported yet");
+ }
+ } else {
+ assert(mode_is_data(mode) && "unsupported mode for Load");
+
+ new_load = new_bd_arm_Ldr(dbgi, block, new_ptr, new_mem, mode, NULL, 0, 0, false);
}
- if (mode_is_reference(mode)) {
- return new_rd_arm_Load(dbg, irg, block, get_Load_ptr(irn), get_Load_mem(irn));
+ set_irn_pinned(new_load, get_irn_pinned(node));
+
+ /* check for special case: the loaded value might not be used */
+ if (be_get_Proj_for_pn(node, pn_Load_res) == NULL) {
+ /* add a result proj and a Keep to produce a pseudo use */
+ ir_node *proj = new_r_Proj(new_load, mode_Iu, pn_arm_Ldr_res);
+ be_new_Keep(block, 1, &proj);
}
- return new_rd_arm_Load(dbg, irg, block, get_Load_ptr(irn), get_Load_mem(irn));
+
+ return new_load;
}
-/**
- * Transforms a Store.
- *
- * @param mod the debug module
- * @param block the block the new node should belong to
- * @param node the ir Store node
- * @param mode node mode
- * @return the created arm Store node
- */
-static ir_node *gen_Store(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- ir_mode *mode = get_irn_mode(get_Store_value(irn));
- ir_graph *irg = current_ir_graph;
- dbg_info *dbg = get_irn_dbg_info(irn);
+static ir_node *gen_Store(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *ptr = get_Store_ptr(node);
+ ir_node *new_ptr = be_transform_node(ptr);
+ ir_node *mem = get_Store_mem(node);
+ ir_node *new_mem = be_transform_node(mem);
+ ir_node *val = get_Store_value(node);
+ ir_node *new_val = be_transform_node(val);
+ ir_mode *mode = get_irn_mode(val);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *new_store = NULL;
- assert(mode != mode_E && "IEEE Extended FP not supported");
if (mode_is_float(mode)) {
- cg->have_fp = 1;
- /* FIXME: set the store mode */
- return new_rd_arm_fStore(dbg, irg, block, get_Store_ptr(irn), get_Store_value(irn), get_Store_mem(irn));
- }
- if (mode == mode_Bu) {
- return new_rd_arm_Storeb(dbg, irg, block, get_Store_ptr(irn), get_Store_value(irn), get_Store_mem(irn));
- }
- if (mode == mode_Bs) {
- return new_rd_arm_Storebs(dbg, irg, block, get_Store_ptr(irn), get_Store_value(irn), get_Store_mem(irn));
- }
- if (mode == mode_Hu) {
- return new_rd_arm_Storeh(dbg, irg, block, get_Store_ptr(irn), get_Store_value(irn), get_Store_mem(irn));
- }
- if (mode == mode_Hs) {
- return new_rd_arm_Storehs(dbg, irg, block, get_Store_ptr(irn), get_Store_value(irn), get_Store_mem(irn));
+ env_cg->have_fp_insn = 1;
+ if (USE_FPA(env_cg->isa)) {
+ new_store = new_bd_arm_fpaStf(dbgi, block, new_ptr, new_val,
+ new_mem, mode);
+ } else if (USE_VFP(env_cg->isa)) {
+ assert(mode != mode_E && "IEEE Extended FP not supported");
+ panic("VFP not supported yet");
+ } else {
+ panic("Softfloat not supported yet");
+ }
+ } else {
+ assert(mode_is_data(mode) && "unsupported mode for Store");
+ new_store = new_bd_arm_Str(dbgi, block, new_ptr, new_val, new_mem, mode,
+ NULL, 0, 0, false);
}
- return new_rd_arm_Store(dbg, irg, block, get_Store_ptr(irn), get_Store_value(irn), get_Store_mem(irn));
+ set_irn_pinned(new_store, get_irn_pinned(node));
+ return new_store;
}
+static ir_node *gen_Jmp(ir_node *node)
+{
+ ir_node *block = get_nodes_block(node);
+ ir_node *new_block = be_transform_node(block);
+ dbg_info *dbgi = get_irn_dbg_info(node);
-static ir_node *gen_Cond(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *result = NULL;
- ir_node *selector = get_Cond_selector(irn);
- ir_node *block = get_nodes_block(irn);
- ir_graph *irg = current_ir_graph;
- dbg_info *dbg = get_irn_dbg_info(irn);
+ return new_bd_arm_Jmp(dbgi, new_block);
+}
- if ( get_irn_mode(selector) == mode_b ) {
- //CondJmp
- ir_node *proj_node = get_Cond_selector(irn);
- ir_node *cmp_node = get_Proj_pred(proj_node);
- ir_node *op1 = get_Cmp_left(cmp_node);
- ir_node *op2 = get_Cmp_right(cmp_node);
- result = new_rd_arm_CondJmp(dbg, irg, block, op1, op2, mode_T);
- set_arm_proj_num(result, get_Proj_proj(proj_node));
- } else {
- //SwitchJmp
- ir_node *op = get_irn_n(irn, 0);
- ir_node *const_graph;
- ir_node *sub;
- ir_node *const_node;
-
- ir_node *proj;
- const ir_edge_t *edge;
- int min = INT_MAX;
- int max = INT_MIN;
- int translation;
- int norm_max;
- int norm_min;
- int pn;
- int n_projs;
- ir_node **projs;
-
- foreach_out_edge(irn, edge) {
- proj = get_edge_src_irn(edge);
- assert(is_Proj(proj) && "Only proj allowed at SwitchJmp");
-
- pn = get_Proj_proj(proj);
-
- min = pn<min ? pn : min;
- max = pn>max ? pn : max;
- }
- translation = min;
- norm_max = max - translation;
- norm_min = min - translation;
+static ir_node *gen_SwitchJmp(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *selector = get_Cond_selector(node);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *new_op = be_transform_node(selector);
+ ir_node *const_graph;
+ ir_node *sub;
+
+ ir_node *proj;
+ const ir_edge_t *edge;
+ int min = INT_MAX;
+ int max = INT_MIN;
+ int translation;
+ int pn;
+ int n_projs;
+
+ foreach_out_edge(node, edge) {
+ proj = get_edge_src_irn(edge);
+ assert(is_Proj(proj) && "Only proj allowed at SwitchJmp");
+
+ pn = get_Proj_proj(proj);
+
+ min = pn<min ? pn : min;
+ max = pn>max ? pn : max;
+ }
+ translation = min;
+ n_projs = max - translation + 1;
- n_projs = norm_max + 1;
- projs = xcalloc(n_projs , sizeof(ir_node*));
+ foreach_out_edge(node, edge) {
+ proj = get_edge_src_irn(edge);
+ assert(is_Proj(proj) && "Only proj allowed at SwitchJmp");
+ pn = get_Proj_proj(proj) - translation;
+ set_Proj_proj(proj, pn);
+ }
- foreach_out_edge(irn, edge) {
- proj = get_edge_src_irn(edge);
- assert(is_Proj(proj) && "Only proj allowed at SwitchJmp");
+ const_graph = create_const_graph_value(dbgi, block, translation);
+ sub = new_bd_arm_Sub_reg(dbgi, block, new_op, const_graph);
+ return new_bd_arm_SwitchJmp(dbgi, block, sub, n_projs, get_Cond_default_proj(node) - translation);
+}
- pn = get_Proj_proj(proj) - translation;
- set_Proj_proj(proj, pn);
+static ir_node *gen_Cmp(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *op1 = get_Cmp_left(node);
+ ir_node *op2 = get_Cmp_right(node);
+ ir_mode *cmp_mode = get_irn_mode(op1);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *new_op1;
+ ir_node *new_op2;
+ bool is_unsigned;
+
+ if (mode_is_float(cmp_mode)) {
+ /* TODO: this is broken... */
+ new_op1 = be_transform_node(op1);
+ new_op2 = be_transform_node(op2);
+
+ return new_bd_arm_Cmfe(dbgi, block, new_op1, new_op2, false);
+
+ panic("FloatCmp NIY");
+#if 0
+ ir_node *new_op2 = be_transform_node(op2);
+ /* floating point compare */
+ pn_Cmp pnc = get_Proj_proj(selector);
+
+ if (pnc & pn_Cmp_Uo) {
+ /* check for unordered, need cmf */
+ return new_bd_arm_fpaCmfBra(dbgi, block, new_op1, new_op2, pnc);
}
+ /* Hmm: use need cmfe */
+ return new_bd_arm_fpaCmfeBra(dbgi, block, new_op1, new_op2, pnc);
+#endif
+ }
+ assert(get_irn_mode(op2) == cmp_mode);
+ is_unsigned = !mode_is_signed(cmp_mode);
- const_node = new_rd_Const(dbg, irg, block, mode_Iu, new_tarval_from_long(translation, mode_Iu));
- const_graph = gen_Const(const_node, cg);
- sub = new_rd_arm_Sub(dbg, irg, block, op, const_graph, get_irn_mode(op), ARM_SHF_NONE, NULL);
- result = new_rd_arm_SwitchJmp(dbg, irg, block, sub, mode_T);
- set_arm_n_projs(result, n_projs);
- set_arm_default_proj_num(result, get_Cond_defaultProj(irn)-translation);
+ /* compare with 0 can be done with Tst */
+ if (is_Const(op2) && tarval_is_null(get_Const_tarval(op2))) {
+ new_op1 = be_transform_node(op1);
+ new_op1 = gen_extension(dbgi, block, new_op1, cmp_mode);
+ return new_bd_arm_Tst_reg(dbgi, block, new_op1, new_op1, false,
+ is_unsigned);
}
- return result;
+ if (is_Const(op1) && tarval_is_null(get_Const_tarval(op1))) {
+ new_op2 = be_transform_node(op2);
+ new_op2 = gen_extension(dbgi, block, new_op2, cmp_mode);
+ return new_bd_arm_Tst_reg(dbgi, block, new_op2, new_op2, true,
+ is_unsigned);
+ }
+
+ /* integer compare, TODO: use shifter_op in all its combinations */
+ new_op1 = be_transform_node(op1);
+ new_op1 = gen_extension(dbgi, block, new_op1, cmp_mode);
+ new_op2 = be_transform_node(op2);
+ new_op2 = gen_extension(dbgi, block, new_op2, cmp_mode);
+ return new_bd_arm_Cmp_reg(dbgi, block, new_op1, new_op2, false,
+ is_unsigned);
+}
+
+static ir_node *gen_Cond(ir_node *node)
+{
+ ir_node *selector = get_Cond_selector(node);
+ ir_mode *mode = get_irn_mode(selector);
+ ir_node *block;
+ ir_node *flag_node;
+ dbg_info *dbgi;
+
+ if (mode != mode_b) {
+ return gen_SwitchJmp(node);
+ }
+ assert(is_Proj(selector));
+
+ block = be_transform_node(get_nodes_block(node));
+ dbgi = get_irn_dbg_info(node);
+ flag_node = be_transform_node(get_Proj_pred(selector));
+
+ return new_bd_arm_B(dbgi, block, flag_node, get_Proj_proj(selector));
}
+static tarval *fpa_imm[3][fpa_max];
+
+#if 0
/**
- * Returns the name of a SymConst.
- * @param symc the SymConst
- * @return name of the SymConst
+ * Check, if a floating point tarval is an fpa immediate, i.e.
+ * one of 0, 1, 2, 3, 4, 5, 10, or 0.5.
*/
-const char *get_sc_name(ir_node *symc) {
- if (get_irn_opcode(symc) != iro_SymConst)
- return "NONE";
+static int is_fpa_immediate(tarval *tv)
+{
+ ir_mode *mode = get_tarval_mode(tv);
+ int i, j, res = 1;
+
+ switch (get_mode_size_bits(mode)) {
+ case 32:
+ i = 0;
+ break;
+ case 64:
+ i = 1;
+ break;
+ default:
+ i = 2;
+ }
- switch (get_SymConst_kind(symc)) {
- case symconst_addr_name:
- return get_id_str(get_SymConst_name(symc));
+ if (tarval_is_negative(tv)) {
+ tv = tarval_neg(tv);
+ res = -1;
+ }
- case symconst_addr_ent:
- return get_entity_ld_name(get_SymConst_entity(symc));
+ for (j = 0; j < fpa_max; ++j) {
+ if (tv == fpa_imm[i][j])
+ return res * j;
+ }
+ return fpa_max;
+}
+#endif
- default:
- assert(0 && "Unsupported SymConst");
+static ir_node *gen_Const(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_mode *mode = get_irn_mode(node);
+ dbg_info *dbg = get_irn_dbg_info(node);
+
+ if (mode_is_float(mode)) {
+ env_cg->have_fp_insn = 1;
+ if (USE_FPA(env_cg->isa)) {
+ tarval *tv = get_Const_tarval(node);
+#if 0
+ int imm = is_fpa_immediate(tv);
+
+ if (imm != fpa_max) {
+ if (imm > 0) {
+ node = new_bd_arm_fpaMvf_i(dbg, block, mode, imm);
+ } else {
+ node = new_bd_arm_fpaMnf_i(dbg, block, mode, -imm);
+ }
+ } else
+#endif
+ {
+ node = new_bd_arm_fpaConst(dbg, block, tv);
+ }
+ be_dep_on_frame(node);
+ return node;
+ } else if (USE_VFP(env_cg->isa)) {
+ assert(mode != mode_E && "IEEE Extended FP not supported");
+ panic("VFP not supported yet");
+ } else {
+ panic("Softfloat not supported yet");
+ }
}
+ return create_const_graph(node, block);
+}
- return NULL;
+static ir_node *gen_SymConst(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_entity *entity = get_SymConst_entity(node);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *new_node;
+
+ new_node = new_bd_arm_SymConst(dbgi, block, entity, 0);
+ be_dep_on_frame(new_node);
+ return new_node;
}
-static ir_node *gen_SymConst(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- ir_mode *mode = get_irn_mode(irn);
- dbg_info *dbg = get_irn_dbg_info(irn);
- return new_rd_arm_SymConst(dbg, current_ir_graph, block, mode, get_sc_name(irn));
+static ir_node *gen_CopyB(ir_node *node)
+{
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_node *src = get_CopyB_src(node);
+ ir_node *new_src = be_transform_node(src);
+ ir_node *dst = get_CopyB_dst(node);
+ ir_node *new_dst = be_transform_node(dst);
+ ir_node *mem = get_CopyB_mem(node);
+ ir_node *new_mem = be_transform_node(mem);
+ dbg_info *dbg = get_irn_dbg_info(node);
+ int size = get_type_size_bytes(get_CopyB_type(node));
+ ir_node *src_copy;
+ ir_node *dst_copy;
+
+ src_copy = be_new_Copy(&arm_reg_classes[CLASS_arm_gp], block, new_src);
+ dst_copy = be_new_Copy(&arm_reg_classes[CLASS_arm_gp], block, new_dst);
+
+ return new_bd_arm_CopyB(dbg, block, dst_copy, src_copy,
+ new_bd_arm_EmptyReg(dbg, block),
+ new_bd_arm_EmptyReg(dbg, block),
+ new_bd_arm_EmptyReg(dbg, block),
+ new_mem, size);
+}
+
+static ir_node *gen_Proj_Load(ir_node *node)
+{
+ ir_node *load = get_Proj_pred(node);
+ ir_node *new_load = be_transform_node(load);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ long proj = get_Proj_proj(node);
+
+ /* renumber the proj */
+ switch (get_arm_irn_opcode(new_load)) {
+ case iro_arm_Ldr:
+ /* handle all gp loads equal: they have the same proj numbers. */
+ if (proj == pn_Load_res) {
+ return new_rd_Proj(dbgi, new_load, mode_Iu, pn_arm_Ldr_res);
+ } else if (proj == pn_Load_M) {
+ return new_rd_Proj(dbgi, new_load, mode_M, pn_arm_Ldr_M);
+ }
+ break;
+ case iro_arm_fpaLdf:
+ if (proj == pn_Load_res) {
+ ir_mode *mode = get_Load_mode(load);
+ return new_rd_Proj(dbgi, new_load, mode, pn_arm_fpaLdf_res);
+ } else if (proj == pn_Load_M) {
+ return new_rd_Proj(dbgi, new_load, mode_M, pn_arm_fpaLdf_M);
+ }
+ break;
+ default:
+ break;
+ }
+ panic("Unsupported Proj from Load");
}
+static ir_node *gen_Proj_CopyB(ir_node *node)
+{
+ ir_node *pred = get_Proj_pred(node);
+ ir_node *new_pred = be_transform_node(pred);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ long proj = get_Proj_proj(node);
+
+ switch (proj) {
+ case pn_CopyB_M:
+ if (is_arm_CopyB(new_pred)) {
+ return new_rd_Proj(dbgi, new_pred, mode_M, pn_arm_CopyB_M);
+ }
+ break;
+ default:
+ break;
+ }
+ panic("Unsupported Proj from CopyB");
+}
+static ir_node *gen_Proj_Quot(ir_node *node)
+{
+ ir_node *pred = get_Proj_pred(node);
+ ir_node *new_pred = be_transform_node(pred);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_mode *mode = get_irn_mode(node);
+ long proj = get_Proj_proj(node);
+
+ switch (proj) {
+ case pn_Quot_M:
+ if (is_arm_fpaDvf(new_pred)) {
+ return new_rd_Proj(dbgi, new_pred, mode_M, pn_arm_fpaDvf_M);
+ } else if (is_arm_fpaRdf(new_pred)) {
+ return new_rd_Proj(dbgi, new_pred, mode_M, pn_arm_fpaRdf_M);
+ } else if (is_arm_fpaFdv(new_pred)) {
+ return new_rd_Proj(dbgi, new_pred, mode_M, pn_arm_fpaFdv_M);
+ } else if (is_arm_fpaFrd(new_pred)) {
+ return new_rd_Proj(dbgi, new_pred, mode_M, pn_arm_fpaFrd_M);
+ }
+ break;
+ case pn_Quot_res:
+ if (is_arm_fpaDvf(new_pred)) {
+ return new_rd_Proj(dbgi, new_pred, mode, pn_arm_fpaDvf_res);
+ } else if (is_arm_fpaRdf(new_pred)) {
+ return new_rd_Proj(dbgi, new_pred, mode, pn_arm_fpaRdf_res);
+ } else if (is_arm_fpaFdv(new_pred)) {
+ return new_rd_Proj(dbgi, new_pred, mode, pn_arm_fpaFdv_res);
+ } else if (is_arm_fpaFrd(new_pred)) {
+ return new_rd_Proj(dbgi, new_pred, mode, pn_arm_fpaFrd_res);
+ }
+ break;
+ default:
+ break;
+ }
+ panic("Unsupported Proj from Quot");
+}
/**
- * Transforms a CopyB node.
- *
- * @param env The transformation environment
- * @return The transformed node.
+ * Transform the Projs from a Cmp.
*/
-static ir_node *gen_CopyB(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *res = NULL;
- dbg_info *dbg = get_irn_dbg_info(irn);
- ir_mode *mode = get_irn_mode(irn);
- ir_node *src = get_CopyB_src(irn);
- ir_node *dst = get_CopyB_dst(irn);
- ir_node *mem = get_CopyB_mem(irn);
- ir_node *block = get_nodes_block(irn);
- int size = get_type_size_bytes(get_CopyB_type(irn));
- ir_graph *irg = current_ir_graph;
- ir_node *src_copy;
- ir_node *dst_copy;
+static ir_node *gen_Proj_Cmp(ir_node *node)
+{
+ (void) node;
+ /* we should only be here in case of a Mux node */
+ panic("Mux NYI");
+}
- src_copy = be_new_Copy(&arm_reg_classes[CLASS_arm_gp], irg, block, src);
- dst_copy = be_new_Copy(&arm_reg_classes[CLASS_arm_gp], irg, block, dst);
+static ir_node *gen_Proj_Start(ir_node *node)
+{
+ ir_node *block = get_nodes_block(node);
+ ir_node *new_block = be_transform_node(block);
+ ir_node *barrier = be_transform_node(get_Proj_pred(node));
+ long proj = get_Proj_proj(node);
- res = new_rd_arm_CopyB( dbg, irg, block, dst_copy, src_copy, new_rd_arm_EmptyReg(dbg, irg, block, mode_Iu), new_rd_arm_EmptyReg(dbg, irg, block, mode_Iu), new_rd_arm_EmptyReg(dbg, irg, block, mode_Iu), mem, mode);
- set_arm_value(res, new_tarval_from_long(size, mode_Iu));
+ switch ((pn_Start) proj) {
+ case pn_Start_X_initial_exec:
+ /* we exchange the ProjX with a jump */
+ return new_bd_arm_Jmp(NULL, new_block);
- return res;
-}
+ case pn_Start_M:
+ return new_r_Proj(barrier, mode_M, 0);
+ case pn_Start_T_args:
+ /* TODO */
+ return barrier;
+ case pn_Start_P_frame_base:
+ return be_prolog_get_reg_value(abihelper, sp_reg);
+ case pn_Start_P_tls:
+ return new_bd_arm_LdTls(NULL, new_block);
+ case pn_Start_max:
+ break;
+ }
+ panic("unexpected start proj: %ld\n", proj);
+}
-/********************************************
- * _ _
- * | | | |
- * | |__ ___ _ __ ___ __| | ___ ___
- * | '_ \ / _ \ '_ \ / _ \ / _` |/ _ \/ __|
- * | |_) | __/ | | | (_) | (_| | __/\__ \
- * |_.__/ \___|_| |_|\___/ \__,_|\___||___/
- *
- ********************************************/
+static ir_node *gen_Proj_Proj_Start(ir_node *node)
+{
+ long pn = get_Proj_proj(node);
+ const reg_or_stackslot_t *param;
+
+ /* Proj->Proj->Start must be a method argument */
+ assert(get_Proj_proj(get_Proj_pred(node)) == pn_Start_T_args);
+
+ param = &cconv->parameters[pn];
+
+ if (param->reg0 != NULL) {
+ /* argument transmitted in register */
+ return be_prolog_get_reg_value(abihelper, param->reg0);
+ } else {
+ /* argument transmitted on stack */
+ ir_graph *irg = get_irn_irg(node);
+ ir_node *block = get_nodes_block(node);
+ ir_node *new_block = be_transform_node(block);
+ ir_node *fp = get_irg_frame(irg);
+ ir_node *mem = be_prolog_get_memory(abihelper);
+ ir_mode *mode = get_type_mode(param->type);
+ ir_node *load = new_bd_arm_Ldr(NULL, new_block, fp, mem, mode,
+ param->entity, 0, 0, true);
+ ir_node *value = new_r_Proj(load, mode_gp, pn_arm_Ldr_res);
+ set_irn_pinned(load, op_pin_state_floats);
+
+ return value;
+ }
+}
/**
- * Return an expanding stack offset.
- * Note that function is called in the transform phase
- * where the stack offsets are still relative regarding
- * the first (frame allocating) IncSP.
- * However this is exactly what we want because frame
- * access must be done relative the the fist IncSP ...
+ * Finds number of output value of a mode_T node which is constrained to
+ * a single specific register.
*/
-static int get_sp_expand_offset(ir_node *inc_sp) {
- unsigned offset = be_get_IncSP_offset(inc_sp);
- be_stack_dir_t dir = be_get_IncSP_direction(inc_sp);
+static int find_out_for_reg(ir_node *node, const arch_register_t *reg)
+{
+ int n_outs = arch_irn_get_n_outs(node);
+ int o;
- if (offset == BE_STACK_FRAME_SIZE)
- return 0;
- return dir == be_stack_dir_expand ? (int)offset : -(int)offset;
+ for (o = 0; o < n_outs; ++o) {
+ const arch_register_req_t *req = arch_get_out_register_req(node, o);
+ if (req == reg->single_req)
+ return o;
+ }
+ return -1;
}
-static ir_node *gen_StackParam(ir_node *irn, arm_code_gen_t *cg) {
-#if 0
- ir_node *new_op = NULL;
- ir_node *block = get_nodes_block(irn);
- ir_node *noreg = ia32_new_NoReg_gp(env->cg);
- ir_node *mem = new_rd_NoMem(env->irg);
- ir_node *ptr = get_irn_n(irn, 0);
- entity *ent = be_get_frame_entity(irn);
- ir_mode *mode = env->mode;
-
-// /* If the StackParam has only one user -> */
-// /* put it in the Block where the user resides */
-// if (get_irn_n_edges(node) == 1) {
-// env->block = get_nodes_block(get_edge_src_irn(get_irn_out_edge_first(node)));
-// }
+static ir_node *gen_Proj_Proj_Call(ir_node *node)
+{
+ long pn = get_Proj_proj(node);
+ ir_node *call = get_Proj_pred(get_Proj_pred(node));
+ ir_node *new_call = be_transform_node(call);
+ ir_type *function_type = get_Call_type(call);
+ calling_convention_t *cconv = decide_calling_convention(function_type);
+ const reg_or_stackslot_t *res = &cconv->results[pn];
+ ir_mode *mode;
+ int regn;
+
+ /* TODO 64bit modes */
+ assert(res->reg0 != NULL && res->reg1 == NULL);
+ regn = find_out_for_reg(new_call, res->reg0);
+ if (regn < 0) {
+ panic("Internal error in calling convention for return %+F", node);
+ }
+ mode = res->reg0->reg_class->mode;
- if (mode_is_float(mode)) {
- if (USE_SSE2(env->cg))
- new_op = new_rd_ia32_fLoad(env->dbg, env->irg, block, ptr, noreg, mem, mode_T);
- else {
- env->cg->used_x87 = 1;
- new_op = new_rd_ia32_vfld(env->dbg, env->irg, block, ptr, noreg, mem, mode_T);
+ free_calling_convention(cconv);
+
+ return new_r_Proj(new_call, mode, regn);
+}
+
+static ir_node *gen_Proj_Call(ir_node *node)
+{
+ long pn = get_Proj_proj(node);
+ ir_node *call = get_Proj_pred(node);
+ ir_node *new_call = be_transform_node(call);
+
+ switch ((pn_Call) pn) {
+ case pn_Call_M:
+ return new_r_Proj(new_call, mode_M, 0);
+ case pn_Call_X_regular:
+ case pn_Call_X_except:
+ case pn_Call_T_result:
+ case pn_Call_P_value_res_base:
+ case pn_Call_max:
+ break;
+ }
+ panic("Unexpected Call proj %ld\n", pn);
+}
+
+/**
+ * Transform a Proj node.
+ */
+static ir_node *gen_Proj(ir_node *node)
+{
+ ir_node *pred = get_Proj_pred(node);
+ long proj = get_Proj_proj(node);
+
+ switch (get_irn_opcode(pred)) {
+ case iro_Store:
+ if (proj == pn_Store_M) {
+ return be_transform_node(pred);
+ } else {
+ panic("Unsupported Proj from Store");
+ }
+ case iro_Load:
+ return gen_Proj_Load(node);
+ case iro_Call:
+ return gen_Proj_Call(node);
+ case iro_CopyB:
+ return gen_Proj_CopyB(node);
+ case iro_Quot:
+ return gen_Proj_Quot(node);
+ case iro_Cmp:
+ return gen_Proj_Cmp(node);
+ case iro_Start:
+ return gen_Proj_Start(node);
+ case iro_Cond:
+ /* nothing to do */
+ return be_duplicate_node(node);
+ case iro_Proj: {
+ ir_node *pred_pred = get_Proj_pred(pred);
+ if (is_Call(pred_pred)) {
+ return gen_Proj_Proj_Call(node);
+ } else if (is_Start(pred_pred)) {
+ return gen_Proj_Proj_Start(node);
}
+ /* FALLTHROUGH */
}
- else {
- new_op = new_rd_ia32_Load(env->dbg, env->irg, block, ptr, noreg, mem, mode_T);
+ default:
+ panic("code selection didn't expect Proj after %+F\n", pred);
}
+}
- set_ia32_frame_ent(new_op, ent);
- set_ia32_use_frame(new_op);
+typedef ir_node *(*create_const_node_func)(dbg_info *db, ir_node *block);
- set_ia32_am_support(new_op, ia32_am_Source);
- set_ia32_op_type(new_op, ia32_AddrModeS);
- set_ia32_am_flavour(new_op, ia32_B);
- set_ia32_ls_mode(new_op, mode);
+static inline ir_node *create_const(ir_node **place,
+ create_const_node_func func,
+ const arch_register_t* reg)
+{
+ ir_node *block, *res;
- SET_IA32_ORIG_NODE(new_op, ia32_get_old_node_name(env->cg, env->irn));
+ if (*place != NULL)
+ return *place;
- return new_rd_Proj(env->dbg, env->irg, block, new_op, mode, 0);
-#endif
+ block = get_irg_start_block(env_cg->irg);
+ res = func(NULL, block);
+ arch_set_irn_register(res, reg);
+ *place = res;
+ return res;
}
-/**
- * Transforms a FrameAddr into an ia32 Add.
- */
-static ir_node *gen_be_FrameAddr(ir_node *irn, arm_code_gen_t *cg) {
- ir_node *block = get_nodes_block(irn);
- entity *ent = be_get_frame_entity(irn);
- int offset = get_entity_offset_bytes(ent);
- ir_node *op = get_irn_n(irn, 0);
- ir_node *cnst;
- ir_mode *mode = get_irn_mode(irn);
- dbg_info *dbg = get_irn_dbg_info(irn);
-
- if (be_is_IncSP(op)) {
- /* BEWARE: we get an offset which is absolute from an offset that
- is relative. Both must be merged */
- offset += get_sp_expand_offset(op);
- }
- cnst = create_const_graph_value(irn, block, (unsigned)offset);
- if (is_arm_Mov_i(cnst))
- return new_rd_arm_Add_i(dbg, current_ir_graph, block, op, mode, get_arm_value(cnst));
- return new_rd_arm_Add(dbg, current_ir_graph, block, op, cnst, mode, ARM_SHF_NONE, NULL);
+static ir_node *gen_Unknown(ir_node *node)
+{
+ ir_node *block = get_nodes_block(node);
+ ir_node *new_block = be_transform_node(block);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+
+ /* just produce a 0 */
+ ir_mode *mode = get_irn_mode(node);
+ if (mode_is_float(mode)) {
+ tarval *tv = get_mode_null(mode);
+ ir_node *node = new_bd_arm_fpaConst(dbgi, new_block, tv);
+ be_dep_on_frame(node);
+ return node;
+ } else if (mode_needs_gp_reg(mode)) {
+ return create_const_graph_value(dbgi, new_block, 0);
+ }
+
+ panic("Unexpected Unknown mode");
}
/**
- * Transforms a FrameLoad into an ia32 Load.
+ * Produces the type which sits between the stack args and the locals on the
+ * stack. It will contain the return address and space to store the old base
+ * pointer.
+ * @return The Firm type modeling the ABI between type.
*/
-static ir_node *gen_FrameLoad(ir_node *irn, arm_code_gen_t *cg) {
-#if 0
- ir_node *new_op = NULL;
- ir_node *noreg = ia32_new_NoReg_gp(env->cg);
- ir_node *mem = get_irn_n(irn, 0);
- ir_node *ptr = get_irn_n(irn, 1);
- entity *ent = be_get_frame_entity(irn);
- ir_mode *mode = get_type_mode(get_entity_type(ent));
+static ir_type *arm_get_between_type(void)
+{
+ static ir_type *between_type = NULL;
- if (mode_is_float(mode)) {
- if (USE_SSE2(env->cg))
- new_op = new_rd_ia32_fLoad(env->dbg, current_ir_graph, env->block, ptr, noreg, mem, mode_T);
- else {
- env->cg->used_x87 = 1;
- new_op = new_rd_ia32_vfld(env->dbg, current_ir_graph, env->block, ptr, noreg, mem, mode_T);
- }
+ if (between_type == NULL) {
+ between_type = new_type_class(new_id_from_str("arm_between_type"));
+ set_type_size_bytes(between_type, 0);
}
- else {
- new_op = new_rd_ia32_Load(env->dbg, current_ir_graph, env->block, ptr, noreg, mem, mode_T);
+
+ return between_type;
+}
+
+static void create_stacklayout(ir_graph *irg)
+{
+ ir_entity *entity = get_irg_entity(irg);
+ ir_type *function_type = get_entity_type(entity);
+ be_stack_layout_t *layout = be_get_irg_stack_layout(irg);
+ ir_type *arg_type;
+ int p;
+ int n_params;
+
+ /* calling conventions must be decided by now */
+ assert(cconv != NULL);
+
+ /* construct argument type */
+ arg_type = new_type_struct(id_mangle_u(get_entity_ident(entity), new_id_from_chars("arg_type", 8)));
+ n_params = get_method_n_params(function_type);
+ for (p = 0; p < n_params; ++p) {
+ reg_or_stackslot_t *param = &cconv->parameters[p];
+ char buf[128];
+ ident *id;
+
+ if (param->type == NULL)
+ continue;
+
+ snprintf(buf, sizeof(buf), "param_%d", p);
+ id = new_id_from_str(buf);
+ param->entity = new_entity(arg_type, id, param->type);
+ set_entity_offset(param->entity, param->offset);
}
- set_ia32_frame_ent(new_op, ent);
- set_ia32_use_frame(new_op);
+ /* TODO: what about external functions? we don't know most of the stack
+ * layout for them. And probably don't need all of this... */
+ memset(layout, 0, sizeof(*layout));
+
+ layout->frame_type = get_irg_frame_type(irg);
+ layout->between_type = arm_get_between_type();
+ layout->arg_type = arg_type;
+ layout->param_map = NULL; /* TODO */
+ layout->initial_offset = 0;
+ layout->initial_bias = 0;
+ layout->stack_dir = -1;
+ layout->sp_relative = true;
+
+ assert(N_FRAME_TYPES == 3);
+ layout->order[0] = layout->frame_type;
+ layout->order[1] = layout->between_type;
+ layout->order[2] = layout->arg_type;
+}
- set_ia32_am_support(new_op, ia32_am_Source);
- set_ia32_op_type(new_op, ia32_AddrModeS);
- set_ia32_am_flavour(new_op, ia32_B);
- set_ia32_ls_mode(new_op, mode);
+/**
+ * transform the start node to the prolog code + initial barrier
+ */
+static ir_node *gen_Start(ir_node *node)
+{
+ ir_graph *irg = get_irn_irg(node);
+ ir_entity *entity = get_irg_entity(irg);
+ ir_type *function_type = get_entity_type(entity);
+ ir_node *block = get_nodes_block(node);
+ ir_node *new_block = be_transform_node(block);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *start;
+ ir_node *incsp;
+ ir_node *sp;
+ ir_node *barrier;
+ int i;
+
+ /* stackpointer is important at function prolog */
+ be_prolog_add_reg(abihelper, sp_reg,
+ arch_register_req_type_produces_sp | arch_register_req_type_ignore);
+ /* function parameters in registers */
+ for (i = 0; i < get_method_n_params(function_type); ++i) {
+ const reg_or_stackslot_t *param = &cconv->parameters[i];
+ if (param->reg0 != NULL)
+ be_prolog_add_reg(abihelper, param->reg0, 0);
+ if (param->reg1 != NULL)
+ be_prolog_add_reg(abihelper, param->reg1, 0);
+ }
+ /* announce that we need the values of the callee save regs */
+ for (i = 0; i < (int) (sizeof(callee_saves)/sizeof(callee_saves[0])); ++i) {
+ be_prolog_add_reg(abihelper, callee_saves[i], 0);
+ }
- SET_IA32_ORIG_NODE(new_op, ia32_get_old_node_name(env->cg, env->irn));
+ start = be_prolog_create_start(abihelper, dbgi, new_block);
+ sp = be_prolog_get_reg_value(abihelper, sp_reg);
+ incsp = be_new_IncSP(sp_reg, new_block, sp, BE_STACK_FRAME_SIZE_EXPAND, 0);
+ be_prolog_set_reg_value(abihelper, sp_reg, incsp);
+ barrier = be_prolog_create_barrier(abihelper, new_block);
- return new_op;
-#endif
+ return barrier;
}
+static ir_node *get_stack_pointer_for(ir_node *node)
+{
+ /* get predecessor in stack_order list */
+ ir_node *stack_pred = be_get_stack_pred(abihelper, node);
+ ir_node *stack_pred_transformed;
+ ir_node *stack;
+
+ if (stack_pred == NULL) {
+ /* first stack user in the current block. We can simply use the
+ * initial sp_proj for it */
+ ir_node *sp_proj = be_prolog_get_reg_value(abihelper, sp_reg);
+ return sp_proj;
+ }
+
+ stack_pred_transformed = be_transform_node(stack_pred);
+ stack = pmap_get(node_to_stack, stack_pred);
+ if (stack == NULL) {
+ return get_stack_pointer_for(stack_pred);
+ }
+
+ return stack;
+}
/**
- * Transforms a FrameStore into an ia32 Store.
+ * transform a Return node into epilogue code + return statement
*/
-static ir_node *gen_FrameStore(ir_node *irn, arm_code_gen_t *cg) {
-#if 0
- ir_node *new_op = NULL;
- ir_node *noreg = ia32_new_NoReg_gp(env->cg);
- ir_node *mem = get_irn_n(irn, 0);
- ir_node *ptr = get_irn_n(irn, 1);
- ir_node *val = get_irn_n(irn, 2);
- entity *ent = be_get_frame_entity(irn);
- ir_mode *mode = get_irn_mode(val);
-
- if (mode_is_float(mode)) {
- if (USE_SSE2(env->cg))
- new_op = new_rd_ia32_fStore(env->dbg, env->irg, env->block, ptr, noreg, val, mem, mode_T);
- else {
- env->cg->used_x87 = 1;
- new_op = new_rd_ia32_vfst(env->dbg, env->irg, env->block, ptr, noreg, val, mem, mode_T);
- }
+static ir_node *gen_Return(ir_node *node)
+{
+ ir_node *block = get_nodes_block(node);
+ ir_node *new_block = be_transform_node(block);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *mem = get_Return_mem(node);
+ ir_node *new_mem = be_transform_node(mem);
+ int n_callee_saves = sizeof(callee_saves)/sizeof(callee_saves[0]);
+ ir_node *sp_proj = get_stack_pointer_for(node);
+ ir_node *bereturn;
+ ir_node *incsp;
+ int i;
+ int n_res;
+ const arch_register_t *const result_regs[] = {
+ &arm_gp_regs[REG_R0],
+ &arm_gp_regs[REG_R1]
+ };
+
+ be_epilog_begin(abihelper);
+ be_epilog_set_memory(abihelper, new_mem);
+ /* connect stack pointer with initial stack pointer. fix_stack phase
+ will later serialize all stack pointer adjusting nodes */
+ be_epilog_add_reg(abihelper, sp_reg,
+ arch_register_req_type_produces_sp | arch_register_req_type_ignore,
+ sp_proj);
+
+ /* result values */
+ n_res = get_Return_n_ress(node);
+ if (n_res > (int) (sizeof(result_regs)/sizeof(result_regs[0]))) {
+ panic("Too many return values for arm backend (%+F)", node);
}
- else if (get_mode_size_bits(mode) == 8) {
- new_op = new_rd_ia32_Store8Bit(env->dbg, env->irg, env->block, ptr, noreg, val, mem, mode_T);
+ for (i = 0; i < n_res; ++i) {
+ ir_node *res_value = get_Return_res(node, i);
+ ir_node *new_res_value = be_transform_node(res_value);
+ const arch_register_t *reg = result_regs[i];
+ be_epilog_add_reg(abihelper, reg, 0, new_res_value);
}
- else {
- new_op = new_rd_ia32_Store(env->dbg, env->irg, env->block, ptr, noreg, val, mem, mode_T);
+
+ /* connect callee saves with their values at the function begin */
+ for (i = 0; i < n_callee_saves; ++i) {
+ const arch_register_t *reg = callee_saves[i];
+ ir_node *value = be_prolog_get_reg_value(abihelper, reg);
+ be_epilog_add_reg(abihelper, reg, 0, value);
}
- set_ia32_frame_ent(new_op, ent);
- set_ia32_use_frame(new_op);
+ /* create the barrier before the epilog code */
+ be_epilog_create_barrier(abihelper, new_block);
- set_ia32_am_support(new_op, ia32_am_Dest);
- set_ia32_op_type(new_op, ia32_AddrModeD);
- set_ia32_am_flavour(new_op, ia32_B);
- set_ia32_ls_mode(new_op, mode);
+ /* epilog code: an incsp */
+ sp_proj = be_epilog_get_reg_value(abihelper, sp_reg);
+ incsp = be_new_IncSP(sp_reg, new_block, sp_proj,
+ BE_STACK_FRAME_SIZE_SHRINK, 0);
+ be_epilog_set_reg_value(abihelper, sp_reg, incsp);
- SET_IA32_ORIG_NODE(new_op, ia32_get_old_node_name(env->cg, env->irn));
+ bereturn = be_epilog_create_return(abihelper, dbgi, new_block);
- return new_op;
-#endif
+ return bereturn;
}
-// static ir_node *gen_be_Copy(ir_node *irn, arm_code_gen_t *cg) {
-// return new_rd_arm_Copy(env->dbg, env->irg, env->block, op, env->mode);
-// }
-
-/*********************************************************
- * _ _ _
- * (_) | | (_)
- * _ __ ___ __ _ _ _ __ __| |_ __ ___ _____ _ __
- * | '_ ` _ \ / _` | | '_ \ / _` | '__| \ \ / / _ \ '__|
- * | | | | | | (_| | | | | | | (_| | | | |\ V / __/ |
- * |_| |_| |_|\__,_|_|_| |_| \__,_|_| |_| \_/ \___|_|
- *
- *********************************************************/
-
-/************************************************************************/
-/* move constants out of startblock */
-/************************************************************************/
-void arm_move_consts(ir_node *node, void *env) {
- arm_code_gen_t *cgenv = (arm_code_gen_t *)env;
- int i;
-
- if (is_Block(node))
- return;
-
- if (is_Phi(node)) {
- for (i = 0; i < get_irn_arity(node); i++) {
- ir_node *pred = get_irn_n(node,i);
- opcode pred_code = get_irn_opcode(pred);
- if (pred_code == iro_Const) {
- ir_node *const_graph;
- const_graph = create_const_graph(pred, get_nodes_block(get_irn_n(get_nodes_block(node),i)));
- set_irn_n(node, i, const_graph);
- } else if (pred_code == iro_SymConst) {
- const char *str = get_sc_name(pred);
- ir_node *symconst_node;
- symconst_node = new_rd_arm_SymConst(get_irn_dbg_info(pred),
- current_ir_graph, get_nodes_block(get_irn_n(get_nodes_block(node),i)),
- get_irn_mode(pred), str);
- set_irn_n(node, i, symconst_node);
+static ir_node *gen_Call(ir_node *node)
+{
+ ir_graph *irg = get_irn_irg(node);
+ ir_node *callee = get_Call_ptr(node);
+ ir_node *block = get_nodes_block(node);
+ ir_node *new_block = be_transform_node(block);
+ ir_node *mem = get_Call_mem(node);
+ ir_node *new_mem = be_transform_node(mem);
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_type *type = get_Call_type(node);
+ calling_convention_t *cconv = decide_calling_convention(type);
+ int n_params = get_Call_n_params(node);
+ int n_param_regs = sizeof(param_regs)/sizeof(param_regs[0]);
+ /* max inputs: memory, callee, register arguments */
+ int max_inputs = 2 + n_param_regs;
+ ir_node **in = ALLOCAN(ir_node*, max_inputs);
+ ir_node **sync_ins = ALLOCAN(ir_node*, max_inputs);
+ struct obstack *obst = be_get_be_obst(irg);
+ const arch_register_req_t **in_req
+ = OALLOCNZ(obst, const arch_register_req_t*, max_inputs);
+ int in_arity = 0;
+ int sync_arity = 0;
+ int n_caller_saves
+ = sizeof(caller_saves)/sizeof(caller_saves[0]);
+ ir_entity *entity = NULL;
+ ir_node *incsp = NULL;
+ int mem_pos;
+ ir_node *res;
+ int p;
+ int o;
+ int out_arity;
+
+ assert(n_params == get_method_n_params(type));
+
+ /* construct arguments */
+
+ /* memory input */
+ in_req[in_arity] = arch_no_register_req;
+ mem_pos = in_arity;
+ ++in_arity;
+ /* parameters */
+ for (p = 0; p < n_params; ++p) {
+ ir_node *value = get_Call_param(node, p);
+ ir_node *new_value = be_transform_node(value);
+ const reg_or_stackslot_t *param = &cconv->parameters[p];
+ const arch_register_t *reg = param->reg0;
+
+ /* double not implemented yet */
+ assert(get_mode_size_bits(get_irn_mode(value)) <= 32);
+ assert(param->reg1 == NULL);
+
+ if (reg != NULL) {
+ in[in_arity] = new_value;
+ /* this should not happen, LR cannot be a parameter register ... */
+ assert(reg != &arm_gp_regs[REG_LR]);
+ in_req[in_arity] = reg->single_req;
+ ++in_arity;
+ } else {
+ ir_mode *mode;
+ ir_node *str;
+ if (incsp == NULL) {
+ /* create a parameter frame */
+ ir_node *new_frame = get_stack_pointer_for(node);
+ incsp = be_new_IncSP(sp_reg, new_block, new_frame, cconv->param_stack_size, 1);
}
- }
- return;
- }
- for (i = 0; i < get_irn_arity(node); i++) {
- ir_node *pred = get_irn_n(node,i);
- opcode pred_code = get_irn_opcode(pred);
- if (pred_code == iro_Const) {
- ir_node *const_graph;
- const_graph = create_const_graph(pred, get_nodes_block(node));
- set_irn_n(node, i, const_graph);
- } else if (pred_code == iro_SymConst) {
- const char *str = get_sc_name(pred);
- ir_node *symconst_node;
- symconst_node = new_rd_arm_SymConst(get_irn_dbg_info(pred),
- current_ir_graph, get_nodes_block(node),
- get_irn_mode(pred), str);
- set_irn_n(node, i, symconst_node);
+ mode = get_irn_mode(value);
+ str = new_bd_arm_Str(dbgi, new_block, incsp, value, new_mem, mode,
+ NULL, 0, param->offset, true);
+
+ sync_ins[sync_arity++] = str;
}
}
-}
+ assert(in_arity <= max_inputs);
+ /* construct memory input */
+ if (sync_arity == 0) {
+ in[mem_pos] = new_mem;
+ } else if (sync_arity == 1) {
+ in[mem_pos] = sync_ins[0];
+ } else {
+ in[mem_pos] = new_rd_Sync(NULL, new_block, sync_arity, sync_ins);
+ }
-/************************************************************************/
-/* move symbolic constants out of startblock */
-/************************************************************************/
-void arm_move_symconsts(ir_node *node, void *env) {
- int i;
+ /* TODO: use a generic symconst matcher here */
+ if (is_SymConst(callee)) {
+ entity = get_SymConst_entity(callee);
+ } else {
+ /* TODO: finish load matcher here */
+#if 0
+ /* callee */
+ if (is_Proj(callee) && is_Load(get_Proj_pred(callee))) {
+ ir_node *load = get_Proj_pred(callee);
+ ir_node *ptr = get_Load_ptr(load);
+ ir_node *new_ptr = be_transform_node(ptr);
+ ir_node *mem = get_Load_mem(load);
+ ir_node *new_mem = be_transform_node(mem);
+ ir_mode *mode = get_Load_mode(node);
+
+ } else {
+#endif
+ in[in_arity] = be_transform_node(callee);
+ in_req[in_arity] = arm_reg_classes[CLASS_arm_gp].class_req;
+ ++in_arity;
+ //}
+ }
- if (is_Block(node))
- return;
+ /* outputs:
+ * - memory
+ * - caller saves
+ */
+ out_arity = 1 + n_caller_saves;
- for (i = 0; i < get_irn_arity(node); i++) {
- ir_node *pred = get_irn_n(node,i);
- opcode pred_code = get_irn_opcode(pred);
+ if (entity != NULL) {
+ /* TODO: use a generic symconst matcher here
+ * so we can also handle entity+offset, etc. */
+ res = new_bd_arm_Bl(dbgi, new_block, in_arity, in, out_arity,entity, 0);
+ } else {
+ /* TODO:
+ * - use a proper shifter_operand matcher
+ * - we could also use LinkLdrPC
+ */
+ res = new_bd_arm_LinkMovPC(dbgi, new_block, in_arity, in, out_arity,
+ ARM_SHF_REG, 0, 0);
+ }
+
+ if (incsp != NULL) {
+ /* IncSP to destroy the call stackframe */
+ incsp = be_new_IncSP(sp_reg, new_block, incsp, -cconv->param_stack_size,
+ 0);
+ /* if we are the last IncSP producer in a block then we have to keep
+ * the stack value.
+ * Note: This here keeps all producers which is more than necessary */
+ add_irn_dep(incsp, res);
+ keep_alive(incsp);
+
+ pmap_insert(node_to_stack, node, incsp);
+ }
- if (pred_code == iro_SymConst) {
- const char *str = get_sc_name(pred);
- ir_node *symconst_node;
+ set_arm_in_req_all(res, in_req);
- symconst_node = new_rd_arm_SymConst(get_irn_dbg_info(pred),
- current_ir_graph, get_nodes_block(node), get_irn_mode(pred), str);
- set_irn_n(node, i, symconst_node);
- }
+ /* create output register reqs */
+ arch_set_out_register_req(res, 0, arch_no_register_req);
+ for (o = 0; o < n_caller_saves; ++o) {
+ const arch_register_t *reg = caller_saves[o];
+ arch_set_out_register_req(res, o+1, reg->single_req);
}
+
+ /* copy pinned attribute */
+ set_irn_pinned(res, get_irn_pinned(node));
+
+ free_calling_convention(cconv);
+ return res;
+}
+
+static ir_node *gen_Sel(ir_node *node)
+{
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_node *block = get_nodes_block(node);
+ ir_node *new_block = be_transform_node(block);
+ ir_node *ptr = get_Sel_ptr(node);
+ ir_node *new_ptr = be_transform_node(ptr);
+ ir_entity *entity = get_Sel_entity(node);
+
+ /* must be the frame pointer all other sels must have been lowered
+ * already */
+ assert(is_Proj(ptr) && is_Start(get_Proj_pred(ptr)));
+ /* we should not have value types from parameters anymore - they should be
+ lowered */
+ assert(get_entity_owner(entity) !=
+ get_method_value_param_type(get_entity_type(get_irg_entity(get_irn_irg(node)))));
+
+ return new_bd_arm_FrameAddr(dbgi, new_block, new_ptr, entity, 0);
}
/**
- * the BAD transformer.
+ * Change some phi modes
*/
-static ir_node *bad_transform(ir_node *irn, arm_code_gen_t *cg) {
- ir_fprintf(stderr, "Not implemented: %+F\n", irn);
- assert(0);
- return NULL;
+static ir_node *gen_Phi(ir_node *node)
+{
+ const arch_register_req_t *req;
+ ir_node *block = be_transform_node(get_nodes_block(node));
+ ir_graph *irg = current_ir_graph;
+ dbg_info *dbgi = get_irn_dbg_info(node);
+ ir_mode *mode = get_irn_mode(node);
+ ir_node *phi;
+
+ if (mode_needs_gp_reg(mode)) {
+ /* we shouldn't have any 64bit stuff around anymore */
+ assert(get_mode_size_bits(mode) <= 32);
+ /* all integer operations are on 32bit registers now */
+ mode = mode_Iu;
+ req = arm_reg_classes[CLASS_arm_gp].class_req;
+ } else {
+ req = arch_no_register_req;
+ }
+
+ /* phi nodes allow loops, so we use the old arguments for now
+ * and fix this later */
+ phi = new_ir_node(dbgi, irg, block, op_Phi, mode, get_irn_arity(node),
+ get_irn_in(node) + 1);
+ copy_node_attr(irg, node, phi);
+ be_duplicate_deps(node, phi);
+
+ arch_set_out_register_req(phi, 0, req);
+
+ be_enqueue_preds(node);
+
+ return phi;
}
+
/**
* Enters all transform functions into the generic pointer
*/
-void arm_register_transformers(void) {
- ir_op *op_Max, *op_Min, *op_Mulh;
-
- /* first clear the generic function pointer for all ops */
- clear_irp_opcodes_generic_func();
-
-#define FIRM_OP(a) op_##a->ops.generic = (op_func)gen_##a
-#define BAD(a) op_##a->ops.generic = (op_func)bad_transform
-#define IGN(a)
-
- FIRM_OP(Add); // done
- FIRM_OP(Mul); // done
- FIRM_OP(Quot); // done
- FIRM_OP(And); // done
- FIRM_OP(Or); // done
- FIRM_OP(Eor); // done
-
- FIRM_OP(Sub); // done
- FIRM_OP(Shl); // done
- FIRM_OP(Shr); // done
- FIRM_OP(Shrs); // done
-
- FIRM_OP(Minus); // done
- FIRM_OP(Not); // done
- FIRM_OP(Abs); // done
-
- FIRM_OP(CopyB); // done
- FIRM_OP(Const); // TODO: floating point consts
- FIRM_OP(Conv); // TODO: floating point conversions
-
- FIRM_OP(Load); // done
- FIRM_OP(Store); // done
-
- FIRM_OP(SymConst);
- FIRM_OP(Cond); // integer done
-
- /* TODO: implement these nodes */
-
- IGN(Div); // intrinsic lowering
- IGN(Mod); // intrinsic lowering
- IGN(DivMod); // TODO: implement DivMod
-
- IGN(Mux);
- IGN(Unknown);
- IGN(Cmp); // done, implemented in cond
-
- /* You probably don't need to handle the following nodes */
-
- IGN(Call);
- IGN(Proj);
- IGN(Alloc);
-
- IGN(Block);
- IGN(Start);
- IGN(End);
- IGN(NoMem);
- IGN(Phi);
- IGN(IJmp);
- IGN(Jmp); // emitter done
- IGN(Break);
- IGN(Sync);
-
- BAD(Raise);
- BAD(Sel);
- BAD(InstOf);
- BAD(Cast);
- BAD(Free);
- BAD(Tuple);
- BAD(Id);
- BAD(Bad);
- BAD(Confirm);
- BAD(Filter);
- BAD(CallBegin);
- BAD(EndReg);
- BAD(EndExcept);
-
- FIRM_OP(be_FrameAddr);
-
- op_Max = get_op_Max();
- if (op_Max)
- BAD(Max);
- op_Min = get_op_Min();
- if (op_Min)
- BAD(Min);
- op_Mulh = get_op_Mulh();
- if (op_Mulh)
- BAD(Mulh);
-
-#undef IGN
-#undef FIRM_OP
-#undef BAD
-}
-
-typedef ir_node *(transform_func)(ir_node *irn, arm_code_gen_t *cg);
+static void arm_register_transformers(void)
+{
+ be_start_transform_setup();
+
+ be_set_transform_function(op_Abs, gen_Abs);
+ be_set_transform_function(op_Add, gen_Add);
+ be_set_transform_function(op_And, gen_And);
+ be_set_transform_function(op_Call, gen_Call);
+ be_set_transform_function(op_Cmp, gen_Cmp);
+ be_set_transform_function(op_Cond, gen_Cond);
+ be_set_transform_function(op_Const, gen_Const);
+ be_set_transform_function(op_Conv, gen_Conv);
+ be_set_transform_function(op_CopyB, gen_CopyB);
+ be_set_transform_function(op_Eor, gen_Eor);
+ be_set_transform_function(op_Jmp, gen_Jmp);
+ be_set_transform_function(op_Load, gen_Load);
+ be_set_transform_function(op_Minus, gen_Minus);
+ be_set_transform_function(op_Mul, gen_Mul);
+ be_set_transform_function(op_Not, gen_Not);
+ be_set_transform_function(op_Or, gen_Or);
+ be_set_transform_function(op_Phi, gen_Phi);
+ be_set_transform_function(op_Proj, gen_Proj);
+ be_set_transform_function(op_Quot, gen_Quot);
+ be_set_transform_function(op_Return, gen_Return);
+ be_set_transform_function(op_Rotl, gen_Rotl);
+ be_set_transform_function(op_Sel, gen_Sel);
+ be_set_transform_function(op_Shl, gen_Shl);
+ be_set_transform_function(op_Shr, gen_Shr);
+ be_set_transform_function(op_Shrs, gen_Shrs);
+ be_set_transform_function(op_Start, gen_Start);
+ be_set_transform_function(op_Store, gen_Store);
+ be_set_transform_function(op_Sub, gen_Sub);
+ be_set_transform_function(op_SymConst, gen_SymConst);
+ be_set_transform_function(op_Unknown, gen_Unknown);
+}
/**
- * Transforms the given firm node (and maybe some other related nodes)
- * into one or more assembler nodes.
- *
- * @param node the firm node
- * @param env the debug module
+ * Initialize fpa Immediate support.
*/
-void arm_transform_node(ir_node *node, void *env) {
- arm_code_gen_t *cg = (arm_code_gen_t *)env;
- ir_op *op = get_irn_op(node);
- ir_node *asm_node = NULL;
-
- if (op == op_Block)
- return;
+static void arm_init_fpa_immediate(void)
+{
+ /* 0, 1, 2, 3, 4, 5, 10, or 0.5. */
+ fpa_imm[0][fpa_null] = get_mode_null(mode_F);
+ fpa_imm[0][fpa_one] = get_mode_one(mode_F);
+ fpa_imm[0][fpa_two] = new_tarval_from_str("2", 1, mode_F);
+ fpa_imm[0][fpa_three] = new_tarval_from_str("3", 1, mode_F);
+ fpa_imm[0][fpa_four] = new_tarval_from_str("4", 1, mode_F);
+ fpa_imm[0][fpa_five] = new_tarval_from_str("5", 1, mode_F);
+ fpa_imm[0][fpa_ten] = new_tarval_from_str("10", 2, mode_F);
+ fpa_imm[0][fpa_half] = new_tarval_from_str("0.5", 3, mode_F);
+
+ fpa_imm[1][fpa_null] = get_mode_null(mode_D);
+ fpa_imm[1][fpa_one] = get_mode_one(mode_D);
+ fpa_imm[1][fpa_two] = new_tarval_from_str("2", 1, mode_D);
+ fpa_imm[1][fpa_three] = new_tarval_from_str("3", 1, mode_D);
+ fpa_imm[1][fpa_four] = new_tarval_from_str("4", 1, mode_D);
+ fpa_imm[1][fpa_five] = new_tarval_from_str("5", 1, mode_D);
+ fpa_imm[1][fpa_ten] = new_tarval_from_str("10", 2, mode_D);
+ fpa_imm[1][fpa_half] = new_tarval_from_str("0.5", 3, mode_D);
+
+ fpa_imm[2][fpa_null] = get_mode_null(mode_E);
+ fpa_imm[2][fpa_one] = get_mode_one(mode_E);
+ fpa_imm[2][fpa_two] = new_tarval_from_str("2", 1, mode_E);
+ fpa_imm[2][fpa_three] = new_tarval_from_str("3", 1, mode_E);
+ fpa_imm[2][fpa_four] = new_tarval_from_str("4", 1, mode_E);
+ fpa_imm[2][fpa_five] = new_tarval_from_str("5", 1, mode_E);
+ fpa_imm[2][fpa_ten] = new_tarval_from_str("10", 2, mode_E);
+ fpa_imm[2][fpa_half] = new_tarval_from_str("0.5", 3, mode_E);
+}
- DBG((cg->mod, LEVEL_1, "check %+F ... ", node));
+/**
+ * Transform a Firm graph into an ARM graph.
+ */
+void arm_transform_graph(arm_code_gen_t *cg)
+{
+ static int imm_initialized = 0;
+ ir_graph *irg = cg->irg;
+ ir_entity *entity = get_irg_entity(irg);
+ ir_type *frame_type;
- if (op->ops.generic) {
- transform_func *transform = (transform_func *)op->ops.generic;
+ mode_gp = mode_Iu;
- asm_node = (*transform)(node, cg);
+ if (! imm_initialized) {
+ arm_init_fpa_immediate();
+ imm_initialized = 1;
}
+ arm_register_transformers();
+ env_cg = cg;
- if (asm_node) {
- exchange(node, asm_node);
- DB((cg->mod, LEVEL_1, "created node %+F[%p]\n", asm_node, asm_node));
- }
- else {
- DB((cg->mod, LEVEL_1, "ignored\n"));
+ node_to_stack = pmap_create();
+
+ assert(abihelper == NULL);
+ abihelper = be_abihelper_prepare(irg);
+ be_collect_stacknodes(abihelper);
+ assert(cconv == NULL);
+ cconv = decide_calling_convention(get_entity_type(entity));
+ create_stacklayout(irg);
+
+ be_transform_graph(cg->irg, NULL);
+
+ be_abihelper_finish(abihelper);
+ abihelper = NULL;
+
+ free_calling_convention(cconv);
+ cconv = NULL;
+
+ frame_type = get_irg_frame_type(irg);
+ if (get_type_state(frame_type) == layout_undefined) {
+ default_layout_compound_type(frame_type);
}
+
+ pmap_destroy(node_to_stack);
+ node_to_stack = NULL;
+
+ be_add_missing_keeps(irg);
+}
+
+void arm_init_transform(void)
+{
+ FIRM_DBG_REGISTER(dbg, "firm.be.arm.transform");
}
projects / libfirm / blobdiff