/*
- * Copyright (C) 1995-2007 University of Karlsruhe. All right reserved.
+ * Copyright (C) 1995-2008 University of Karlsruhe. All right reserved.
*
* This file is part of libFirm.
*
#include "arm_nodes_attr.h"
#include "arm_new_nodes.h"
-#include "gen_arm_regalloc_if_t.h"
#include "../beabi.h"
#include "bearch_arm_t.h"
}
if (reqs[i]->type & arch_register_req_type_should_be_same) {
- ir_fprintf(F, " same as %+F", get_irn_n(node, reqs[i]->other_same));
+ const unsigned other = reqs[i]->other_same;
+ int i;
+
+ ir_fprintf(F, " same as");
+ for (i = 0; 1U << i <= other; ++i) {
+ if (other & (1U << i)) {
+ ir_fprintf(F, " %+F", get_irn_n(node, i));
+ }
+ }
}
if (reqs[i]->type & arch_register_req_type_should_be_different) {
- ir_fprintf(F, " different from %+F", get_irn_n(node, reqs[i]->other_different));
+ const unsigned other = reqs[i]->other_different;
+ int i;
+
+ ir_fprintf(F, " different from");
+ for (i = 0; 1U << i <= other; ++i) {
+ if (other & (1U << i)) {
+ ir_fprintf(F, " %+F", get_irn_n(node, i));
+ }
+ }
}
fprintf(F, "\n");
}
}
}
- if (get_arm_proj_num(n) >= 0) {
- fprintf(F, "proj_num = (%d)\n", get_arm_proj_num(n));
+ if (is_arm_CmpBra(n) && get_arm_CondJmp_proj_num(n) >= 0) {
+ fprintf(F, "proj_num = (%d)\n", get_arm_CondJmp_proj_num(n));
}
/* TODO: dump all additional attributes */
* |___/
***************************************************************************************************/
+/* Returns the attributes of a generic Arm node. */
+arm_attr_t *get_arm_attr(ir_node *node) {
+ assert(is_arm_irn(node) && "need arm node to get attributes");
+ return get_irn_generic_attr(node);
+}
+
+const arm_attr_t *get_arm_attr_const(const ir_node *node) {
+ assert(is_arm_irn(node) && "need arm node to get attributes");
+ return get_irn_generic_attr_const(node);
+}
+
/**
- * Wraps get_irn_generic_attr() as it takes no const ir_node, so we need to do a cast.
- * Firm was made by people hating const :-(
+ * Returns the attributes of an ARM SymConst node.
*/
-arm_attr_t *get_arm_attr(const ir_node *node) {
- assert(is_arm_irn(node) && "need arm node to get attributes");
- return (arm_attr_t *)get_irn_generic_attr((ir_node *)node);
+arm_SymConst_attr_t *get_arm_SymConst_attr(ir_node *node) {
+ assert(is_arm_SymConst(node));
+ return get_irn_generic_attr(node);
+}
+
+const arm_SymConst_attr_t *get_arm_SymConst_attr_const(const ir_node *node) {
+ assert(is_arm_SymConst(node));
+ return get_irn_generic_attr_const(node);
+}
+
+/* Returns the attributes of a CondJmp node. */
+arm_CondJmp_attr_t *get_arm_CmpBra_attr(ir_node *node) {
+ assert(is_arm_CmpBra(node));
+ return get_irn_generic_attr(node);
+}
+
+const arm_CondJmp_attr_t *get_arm_CmpBra_attr_const(const ir_node *node) {
+ assert(is_arm_CmpBra(node));
+ return get_irn_generic_attr_const(node);
+}
+
+/* Returns the attributes of a SwitchJmp node. */
+arm_SwitchJmp_attr_t *get_arm_SwitchJmp_attr(ir_node *node) {
+ assert(is_arm_SwitchJmp(node));
+ return get_irn_generic_attr(node);
+}
+
+const arm_SwitchJmp_attr_t *get_arm_SwitchJmp_attr_const(const ir_node *node) {
+ assert(is_arm_SwitchJmp(node));
+ return get_irn_generic_attr_const(node);
}
/**
* Returns the argument register requirements of a arm node.
*/
const arch_register_req_t **get_arm_in_req_all(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
return attr->in_req;
}
* Returns the result register requirements of an arm node.
*/
const arch_register_req_t **get_arm_out_req_all(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
return attr->out_req;
}
* Returns the argument register requirement at position pos of an arm node.
*/
const arch_register_req_t *get_arm_in_req(const ir_node *node, int pos) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
return attr->in_req[pos];
}
* Returns the result register requirement at position pos of an arm node.
*/
const arch_register_req_t *get_arm_out_req(const ir_node *node, int pos) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
return attr->out_req[pos];
}
* Returns the register flag of an arm node.
*/
arch_irn_flags_t get_arm_flags(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
return attr->flags;
}
/**
* Sets the register flag of an arm node.
*/
-void set_arm_flags(const ir_node *node, arch_irn_flags_t flags) {
+void set_arm_flags(ir_node *node, arch_irn_flags_t flags) {
arm_attr_t *attr = get_arm_attr(node);
attr->flags = flags;
}
* Returns the result register slots of an arm node.
*/
const arch_register_t **get_arm_slots(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
return attr->slots;
}
* Returns the name of the OUT register at position pos.
*/
const char *get_arm_out_reg_name(const ir_node *node, int pos) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
assert(is_arm_irn(node) && "Not an arm node.");
assert(pos < ARR_LEN(attr->slots) && "Invalid OUT position.");
* Returns the index of the OUT register at position pos within its register class.
*/
int get_arm_out_regnr(const ir_node *node, int pos) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
assert(is_arm_irn(node) && "Not an arm node.");
assert(pos < ARR_LEN(attr->slots) && "Invalid OUT position.");
* Returns the OUT register at position pos.
*/
const arch_register_t *get_arm_out_reg(const ir_node *node, int pos) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
assert(is_arm_irn(node) && "Not an arm node.");
assert(pos < ARR_LEN(attr->slots) && "Invalid OUT position.");
return attr->slots[pos];
}
+/**
+ * Sets the flags for the n'th out.
+ */
+void set_arm_out_flags(ir_node *node, arch_irn_flags_t flags, int pos) {
+ arm_attr_t *attr = get_arm_attr(node);
+ assert(pos < ARR_LEN(attr->out_flags) && "Invalid OUT position.");
+ attr->out_flags[pos] = flags;
+}
+
+/**
+ * Gets the flags for the n'th out.
+ */
+arch_irn_flags_t get_arm_out_flags(const ir_node *node, int pos) {
+ const arm_attr_t *attr = get_arm_attr_const(node);
+ assert(pos < ARR_LEN(attr->out_flags) && "Invalid OUT position.");
+ return attr->out_flags[pos];
+}
+
/**
* Returns the number of results.
*/
int get_arm_n_res(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
return ARR_LEN(attr->slots);
}
/**
* Returns the tarvalue
*/
tarval *get_arm_value(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
return attr->value;
}
/**
* Returns the proj num
*/
-int get_arm_proj_num(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+int get_arm_CondJmp_proj_num(const ir_node *node) {
+ const arm_CondJmp_attr_t *attr = get_arm_CmpBra_attr_const(node);
return attr->proj_num;
}
/**
* Sets the proj num
*/
-void set_arm_proj_num(ir_node *node, int proj_num) {
- arm_attr_t *attr = get_arm_attr(node);
- attr->proj_num = proj_num;
+void set_arm_CondJmp_proj_num(ir_node *node, int proj_num) {
+ arm_CondJmp_attr_t *attr = get_arm_CmpBra_attr(node);
+ attr->proj_num = proj_num;
}
/**
* Returns the SymConst label
*/
ident *get_arm_symconst_id(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_SymConst_attr_t *attr = get_arm_SymConst_attr_const(node);
return attr->symconst_id;
}
* Sets the SymConst label
*/
void set_arm_symconst_id(ir_node *node, ident *symconst_id) {
- arm_attr_t *attr = get_arm_attr(node);
+ arm_SymConst_attr_t *attr = get_arm_SymConst_attr(node);
attr->symconst_id = symconst_id;
}
-
/**
- * Returns the number of projs.
+ * Returns the number of projs of a SwitchJmp.
*/
-int get_arm_n_projs(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+int get_arm_SwitchJmp_n_projs(const ir_node *node) {
+ const arm_SwitchJmp_attr_t *attr = get_arm_SwitchJmp_attr_const(node);
return attr->n_projs;
}
/**
* Sets the number of projs.
*/
-void set_arm_n_projs(ir_node *node, int n_projs) {
- arm_attr_t *attr = get_arm_attr(node);
+void set_arm_SwitchJmp_n_projs(ir_node *node, int n_projs) {
+ arm_SwitchJmp_attr_t *attr = get_arm_SwitchJmp_attr(node);
attr->n_projs = n_projs;
}
/**
* Returns the default_proj_num.
*/
-long get_arm_default_proj_num(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+long get_arm_SwitchJmp_default_proj_num(const ir_node *node) {
+ const arm_SwitchJmp_attr_t *attr = get_arm_SwitchJmp_attr_const(node);
return attr->default_proj_num;
}
/**
* Sets the default_proj_num.
*/
-void set_arm_default_proj_num(ir_node *node, long default_proj_num) {
- arm_attr_t *attr = get_arm_attr(node);
+void set_arm_SwitchJmp_default_proj_num(ir_node *node, long default_proj_num) {
+ arm_SwitchJmp_attr_t *attr = get_arm_SwitchJmp_attr(node);
attr->default_proj_num = default_proj_num;
}
* Gets the shift modifier attribute.
*/
arm_shift_modifier get_arm_shift_modifier(const ir_node *node) {
- arm_attr_t *attr = get_arm_attr(node);
+ const arm_attr_t *attr = get_arm_attr_const(node);
return ARM_GET_SHF_MOD(attr);
}
/* Set the ARM machine node attributes to default values. */
-void init_arm_attributes(ir_node *node, int flags, const arch_register_req_t ** in_reqs,
- const arch_register_req_t ** out_reqs, const be_execution_unit_t ***execution_units,
- int n_res, unsigned latency) {
+static void init_arm_attributes(ir_node *node, int flags,
+ const arch_register_req_t ** in_reqs,
+ const arch_register_req_t ** out_reqs,
+ const be_execution_unit_t ***execution_units,
+ int n_res) {
ir_graph *irg = get_irn_irg(node);
struct obstack *obst = get_irg_obstack(irg);
arm_attr_t *attr = get_arm_attr(node);
+ (void) execution_units;
attr->in_req = in_reqs;
attr->out_req = out_reqs;
attr->flags = flags;
attr->instr_fl = (ARM_COND_AL << 3) | ARM_SHF_NONE;
attr->value = NULL;
- attr->proj_num = -42;
- attr->symconst_id = NULL;
- attr->n_projs = 0;
- attr->default_proj_num = 0;
-
- attr->slots = NEW_ARR_D(const arch_register_t*, obst, n_res);
- memset((arch_register_t **)attr->slots, 0, n_res * sizeof(attr->slots[0]));
-}
-static int arm_comp_condJmp(arm_attr_t *attr_a, arm_attr_t *attr_b) {
- return 1;
-}
+ attr->out_flags = NEW_ARR_D(int, obst, n_res);
+ memset(attr->out_flags, 0, n_res * sizeof(attr->out_flags[0]));
-
-/***************************************************************************************
- * _ _ _
- * | | | | | |
- * _ __ ___ __| | ___ ___ ___ _ __ ___| |_ _ __ _ _ ___| |_ ___ _ __ ___
- * | '_ \ / _ \ / _` |/ _ \ / __/ _ \| '_ \/ __| __| '__| | | |/ __| __/ _ \| '__/ __|
- * | | | | (_) | (_| | __/ | (_| (_) | | | \__ \ |_| | | |_| | (__| || (_) | | \__ \
- * |_| |_|\___/ \__,_|\___| \___\___/|_| |_|___/\__|_| \__,_|\___|\__\___/|_| |___/
- *
- ***************************************************************************************/
-
-#ifdef BIT
-#undef BIT
-#endif
-#define BIT(x) (1 << (x % 32))
-
-static unsigned arm_req_sp_limited[] = { BIT(REG_SP) };
-static const arch_register_req_t _arm_req_sp = {
- arch_register_req_type_limited,
- &arm_reg_classes[CLASS_arm_gp],
- arm_req_sp_limited,
- -1,
- -1
-};
-
-/* construct Store: Store(ptr, val, mem) = ST ptr,val */
-ir_node *new_r_arm_StoreStackMInc(ir_graph *irg, ir_node *block, ir_node *mem,
- ir_node *sp, int n_regs, ir_node **regs,
- ir_mode *mode) {
- ir_node *res;
- ir_node *in[16];
- int flags = 0;
- static const arch_register_req_t *_in_req_arm_StoreStackM4Inc[] =
- {
- &arm_StoreStackM4Inc_reg_req_in_0,
- &arm_StoreStackM4Inc_reg_req_in_1,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- &arm_StoreStackM4Inc_reg_req_in_2,
- };
-
- assert(n_regs <= 15);
-
- in[0] = mem;
- in[1] = sp;
- memcpy(&in[2], regs, n_regs * sizeof(in[0]));
- res = new_ir_node(NULL, irg, block, op_arm_StoreStackM4Inc, mode, 2 + n_regs, in);
- flags |= arch_irn_flags_rematerializable; /* op can be easily recalculated */
-
- /* init node attributes */
- init_arm_attributes(res, flags, _in_req_arm_StoreStackM4Inc, NULL, NULL, 0, 1);
-
- res = optimize_node(res);
- irn_vrfy_irg(res, irg);
-
- return res;
+ attr->slots = NEW_ARR_D(const arch_register_t*, obst, n_res);
+ memset(attr->slots, 0, n_res * sizeof(attr->slots[0]));
}
/************************************************
*/
}
+static int cmp_attr_arm_SymConst(ir_node *a, ir_node *b) {
+ const arm_SymConst_attr_t *attr_a = get_irn_generic_attr_const(a);
+ const arm_SymConst_attr_t *attr_b = get_irn_generic_attr_const(b);
+ return attr_a->symconst_id != attr_b->symconst_id;
+}
+
+static int cmp_attr_arm(ir_node *a, ir_node *b) {
+ arm_attr_t *attr_a = get_irn_generic_attr(a);
+ arm_attr_t *attr_b = get_irn_generic_attr(b);
+ return (attr_a->instr_fl != attr_b->instr_fl) || (attr_a->value != attr_b->value);
+}
+
+static int cmp_attr_arm_CondJmp(ir_node *a, ir_node *b) {
+ (void) a;
+ (void) b;
+ /* never identical */
+ return 1;
+}
+
+static int cmp_attr_arm_SwitchJmp(ir_node *a, ir_node *b) {
+ (void) a;
+ (void) b;
+ /* never identical */
+ return 1;
+}
+
+/** copies the ARM attributes of a node. */
+static void arm_copy_attr(const ir_node *old_node, ir_node *new_node) {
+ ir_graph *irg = get_irn_irg(new_node);
+ struct obstack *obst = get_irg_obstack(irg);
+ const arm_attr_t *attr_old = get_arm_attr_const(old_node);
+ arm_attr_t *attr_new = get_arm_attr(new_node);
+
+ /* copy the attributes */
+ memcpy(attr_new, attr_old, get_op_attr_size(get_irn_op(old_node)));
+
+ /* copy out flags */
+ attr_new->out_flags =
+ DUP_ARR_D(int, obst, attr_old->out_flags);
+ /* copy register assignments */
+ attr_new->slots =
+ DUP_ARR_D(arch_register_t*, obst, attr_old->slots);
+}
+
+
+
/* Include the generated constructor functions */
#include "gen_arm_new_nodes.c.inl"