1 # Microsoft Developer Studio Project File - Name="libfirm" - Package Owner=<4>
2 # Microsoft Developer Studio Generated Build File, Format Version 6.00
3 # ** NICHT BEARBEITEN **
5 # TARGTYPE "Win32 (x86) Static Library" 0x0104
7 CFG=libfirm - Win32 Debug
8 !MESSAGE Dies ist kein gültiges Makefile. Zum Erstellen dieses Projekts mit NMAKE
9 !MESSAGE verwenden Sie den Befehl "Makefile exportieren" und führen Sie den Befehl
11 !MESSAGE NMAKE /f "libfirm.mak".
13 !MESSAGE Sie können beim Ausführen von NMAKE eine Konfiguration angeben
14 !MESSAGE durch Definieren des Makros CFG in der Befehlszeile. Zum Beispiel:
16 !MESSAGE NMAKE /f "libfirm.mak" CFG="libfirm - Win32 Debug"
18 !MESSAGE Für die Konfiguration stehen zur Auswahl:
20 !MESSAGE "libfirm - Win32 Release" (basierend auf "Win32 (x86) Static Library")
21 !MESSAGE "libfirm - Win32 Debug" (basierend auf "Win32 (x86) Static Library")
25 # PROP AllowPerConfigDependencies 0
26 # PROP Scc_ProjName ""
27 # PROP Scc_LocalPath ""
31 !IF "$(CFG)" == "libfirm - Win32 Release"
34 # PROP BASE Use_Debug_Libraries 0
35 # PROP BASE Output_Dir "Release"
36 # PROP BASE Intermediate_Dir "Release"
37 # PROP BASE Target_Dir ""
39 # PROP Use_Debug_Libraries 0
40 # PROP Output_Dir "d:\work\libfirm\Release"
41 # PROP Intermediate_Dir "d:\work\libfirm\Release"
43 # ADD BASE CPP /nologo /W3 /GX /O2 /D "WIN32" /D "NDEBUG" /D "_MBCS" /D "_LIB" /YX /FD /c
44 # ADD CPP /nologo /W3 /GX /O2 /I "../../obstack" /I "../win32" /I "../ir/adt" /I "../ir/ana" /I "../ir/common" /I "../ir/debug" /I "../ir/ident" /I "../ir/ir" /I "../ir/opt" /I "../ir/st" /I "../ir/stat" /I "../ir/tr" /I "../ir/tv" /I "../ir/arch" /I "../ir/lower" /I "../ir/net" /I "s:/local/ipd/include" /D "NDEBUG" /D "WIN32" /D "_MBCS" /D "_LIB" /D "HAVE_CONFIG_H" /FD /c
46 # ADD BASE RSC /l 0x407 /d "NDEBUG"
47 # ADD RSC /l 0x407 /d "NDEBUG"
49 # ADD BASE BSC32 /nologo
52 # ADD BASE LIB32 /nologo
53 # ADD LIB32 /nologo /out:"S:\local\ipd\lib\libfirm.lib"
54 # Begin Special Build Tool
56 PostBuild_Desc=Header install
57 PostBuild_Cmds=cmd /c install.cmd .. s:\local\ipd\include\libfirm
58 # End Special Build Tool
60 !ELSEIF "$(CFG)" == "libfirm - Win32 Debug"
63 # PROP BASE Use_Debug_Libraries 1
64 # PROP BASE Output_Dir "Debug"
65 # PROP BASE Intermediate_Dir "Debug"
66 # PROP BASE Target_Dir ""
68 # PROP Use_Debug_Libraries 1
69 # PROP Output_Dir "d:\work\libfirm\Debug"
70 # PROP Intermediate_Dir "d:\work\libfirm\Debug"
72 # ADD BASE CPP /nologo /W3 /Gm /GX /ZI /Od /D "WIN32" /D "_DEBUG" /D "_MBCS" /D "_LIB" /YX /FD /GZ /c
73 # ADD CPP /nologo /W3 /Gm /GX /ZI /Od /I "../../obstack" /I "../win32" /I "../ir/adt" /I "../ir/ana" /I "../ir/common" /I "../ir/debug" /I "../ir/ident" /I "../ir/ir" /I "../ir/opt" /I "../ir/st" /I "../ir/stat" /I "../ir/tr" /I "../ir/tv" /I "../ir/arch" /I "../ir/lower" /I "../ir/net" /I "s:/local/ipd/include" /D "_DEBUG" /D "WIN32" /D "_MBCS" /D "_LIB" /D "HAVE_CONFIG_H" /FD /D /GZ /c
74 # ADD BASE RSC /l 0x407 /d "_DEBUG"
75 # ADD RSC /l 0x407 /d "_DEBUG"
77 # ADD BASE BSC32 /nologo
80 # ADD BASE LIB32 /nologo
81 # ADD LIB32 /nologo /out:"S:\local\ipd\lib\libfirm_g.lib"
82 # Begin Special Build Tool
84 PostBuild_Desc=Header install
85 PostBuild_Cmds=cmd /c install.cmd .. s:\local\ipd\include\libfirm
86 # End Special Build Tool
92 # Name "libfirm - Win32 Release"
93 # Name "libfirm - Win32 Debug"
94 # Begin Group "Win32-specific"
96 # PROP Default_Filter "h;hpp;hxx;hm;inl"
103 SOURCE=.\firm_config.h
124 # PROP Default_Filter ""
127 # PROP Default_Filter ""
130 SOURCE=..\ir\adt\align.h
134 SOURCE=..\ir\adt\array.c
138 SOURCE=..\ir\adt\array.h
142 SOURCE=..\ir\adt\bipartite.c
146 SOURCE=..\ir\adt\bipartite.h
150 SOURCE=..\ir\adt\bitfiddle.h
154 SOURCE=..\ir\adt\bitset.h
158 SOURCE=..\ir\adt\bitset_ia32.h
162 SOURCE=..\ir\adt\bitset_std.h
166 SOURCE=..\ir\adt\eset.c
170 SOURCE=..\ir\adt\eset.h
174 SOURCE=..\ir\adt\fourcc.h
178 SOURCE=..\ir\adt\gaussjordan.c
182 SOURCE=..\ir\adt\gaussjordan.h
186 SOURCE=..\ir\adt\hashptr.h
190 SOURCE=..\ir\adt\hungarian.c
194 SOURCE=..\ir\adt\hungarian.h
198 SOURCE=..\ir\adt\impl.h
202 SOURCE=..\ir\adt\iterator.c
206 SOURCE=..\ir\adt\iterator.h
210 SOURCE=..\ir\adt\list.h
214 SOURCE=..\ir\adt\misc.h
218 SOURCE=..\ir\adt\obst.h
222 SOURCE=..\ir\adt\offset.h
226 SOURCE=..\ir\adt\pdeq.c
230 SOURCE=..\ir\adt\pdeq.h
234 SOURCE=..\ir\adt\plist.c
238 SOURCE=..\ir\adt\plist.h
242 SOURCE=..\ir\adt\pmap.c
246 SOURCE=..\ir\adt\pmap.h
250 SOURCE=..\ir\adt\pset.c
255 SOURCE=..\ir\adt\pset.h
259 SOURCE=..\ir\adt\set.c
263 SOURCE=..\ir\adt\set.h
267 SOURCE=..\ir\adt\unionfind.h
271 SOURCE=..\ir\adt\util.h
275 SOURCE=..\ir\adt\xmalloc.c
279 SOURCE=..\ir\adt\xmalloc.h
284 # PROP Default_Filter ""
287 SOURCE=..\ir\ana\analyze_irg_args.c
291 SOURCE=..\ir\ana\analyze_irg_args.h
295 SOURCE=..\ir\ana\callgraph.c
299 SOURCE=..\ir\ana\callgraph.h
303 SOURCE=..\ir\ana\cdep.c
307 SOURCE=..\ir\ana\cdep.h
311 SOURCE=..\ir\ana\cgana.c
315 SOURCE=..\ir\ana\cgana.h
319 SOURCE=..\ir\ana\compute_loop_info.c
323 SOURCE=..\ir\ana\compute_loop_info.h
327 SOURCE=..\ir\ana\execfreq.c
331 SOURCE=..\ir\ana\execfreq.h
335 SOURCE=..\ir\ana\execution_frequency.c
339 SOURCE=..\ir\ana\execution_frequency.h
343 SOURCE=..\ir\ana\field_temperature.c
347 SOURCE=..\ir\ana\field_temperature.h
351 SOURCE=..\ir\ana\height.c
355 SOURCE=..\ir\ana\height.h
359 SOURCE=..\ir\ana\interval_analysis.c
363 SOURCE=..\ir\ana\interval_analysis.h
367 SOURCE=..\ir\ana\irbackedge.c
371 SOURCE=..\ir\ana\irbackedge_t.h
375 SOURCE=..\ir\ana\ircfscc.c
379 SOURCE=..\ir\ana\irconsconfirm.c
383 SOURCE=..\ir\ana\irconsconfirm.h
387 SOURCE=..\ir\ana\irdom.c
391 SOURCE=..\ir\ana\irdom.h
395 SOURCE=..\ir\ana\irdom_t.h
399 SOURCE=..\ir\ana\irextbb.c
403 SOURCE=..\ir\ana\irextbb.h
407 SOURCE=..\ir\ana\irextbb2.c
411 SOURCE=..\ir\ana\irextbb_t.h
415 SOURCE=..\ir\ana\irloop.h
419 SOURCE=..\ir\ana\irloop_t.h
423 SOURCE=..\ir\ana\irouts.c
427 SOURCE=..\ir\ana\irouts.h
431 SOURCE=..\ir\ana\irscc.c
435 SOURCE=..\ir\ana\irsimpletype.c
439 SOURCE=..\ir\ana\irsimpletype.h
443 SOURCE=..\ir\ana\irtypeinfo.c
447 SOURCE=..\ir\ana\irtypeinfo.h
451 SOURCE=..\ir\ana\Makefile.in
455 SOURCE=..\ir\ana\phiclass.c
459 SOURCE=..\ir\ana\phiclass.h
463 SOURCE=..\ir\ana\phiclass_t.h
467 SOURCE=..\ir\ana\rta.c
471 SOURCE=..\ir\ana\rta.h
475 SOURCE=..\ir\ana\scr.c
479 SOURCE=..\ir\ana\trouts.c
483 SOURCE=..\ir\ana\trouts.h
488 # PROP Default_Filter ""
491 SOURCE=..\ir\ana2\ecg.c
495 SOURCE=..\ir\ana2\ecg.h
499 SOURCE=..\ir\ana2\gnu_ext.h
503 SOURCE=..\ir\ana2\irmemwalk.c
507 SOURCE=..\ir\ana2\irmemwalk.h
511 SOURCE=..\ir\ana2\lset.c
515 SOURCE=..\ir\ana2\lset.h
519 SOURCE=..\ir\ana2\Makefile.in
523 SOURCE=..\ir\ana2\pto.c
527 SOURCE=..\ir\ana2\pto.h
531 SOURCE=..\ir\ana2\pto_comp.c
535 SOURCE=..\ir\ana2\pto_comp.h
539 SOURCE=..\ir\ana2\pto_ctx.c
543 SOURCE=..\ir\ana2\pto_ctx.h
547 SOURCE=..\ir\ana2\pto_debug.c
551 SOURCE=..\ir\ana2\pto_debug.h
555 SOURCE=..\ir\ana2\pto_init.c
559 SOURCE=..\ir\ana2\pto_init.h
563 SOURCE=..\ir\ana2\pto_mod.c
567 SOURCE=..\ir\ana2\pto_mod.h
571 SOURCE=..\ir\ana2\pto_name.c
575 SOURCE=..\ir\ana2\pto_name.h
579 SOURCE=..\ir\ana2\pto_util.c
583 SOURCE=..\ir\ana2\pto_util.h
587 SOURCE=..\ir\ana2\qset.c
591 SOURCE=..\ir\ana2\qset.h
595 SOURCE=..\ir\ana2\timing.c
599 SOURCE=..\ir\ana2\timing.h
603 SOURCE=..\ir\ana2\typalise.c
607 SOURCE=..\ir\ana2\typalise.h
612 # PROP Default_Filter ""
615 SOURCE=..\ir\arch\archop.c
619 SOURCE=..\ir\arch\archop.h
623 SOURCE=..\ir\arch\modeconv.c
627 SOURCE=..\ir\arch\modeconv.h
632 # PROP Default_Filter ""
633 # Begin Group "scripts"
635 # PROP Default_Filter "pl"
638 SOURCE=..\ir\be\scripts\generate_emitter.pl
642 SOURCE=..\ir\be\scripts\generate_machine.pl
646 SOURCE=..\ir\be\scripts\generate_new_opcodes.pl
650 SOURCE=..\ir\be\scripts\generate_regalloc_if.pl
655 # PROP Default_Filter ""
658 SOURCE=..\ir\be\ia32\bearch_ia32.c
662 SOURCE=..\ir\be\ia32\bearch_ia32.h
666 SOURCE=..\ir\be\ia32\bearch_ia32_t.h
670 SOURCE=..\ir\be\ia32\gen_ia32_emitter.c
674 SOURCE=..\ir\be\ia32\gen_ia32_emitter.h
678 SOURCE=..\ir\be\ia32\gen_ia32_machine.c
682 SOURCE=..\ir\be\ia32\gen_ia32_machine.h
686 SOURCE=..\ir\be\ia32\gen_ia32_new_nodes.c.inl
690 SOURCE=..\ir\be\ia32\gen_ia32_new_nodes.h
694 SOURCE=..\ir\be\ia32\gen_ia32_regalloc_if.c
698 SOURCE=..\ir\be\ia32\gen_ia32_regalloc_if.h
702 SOURCE=..\ir\be\ia32\gen_ia32_regalloc_if_t.h
706 SOURCE=..\ir\be\ia32\ia32_dbg_stat.h
710 SOURCE=..\ir\be\ia32\ia32_emitter.c
714 SOURCE=..\ir\be\ia32\ia32_emitter.h
718 SOURCE=..\ir\be\ia32\ia32_finish.c
722 SOURCE=..\ir\be\ia32\ia32_finish.h
726 SOURCE=..\ir\be\ia32\ia32_gen_decls.c
730 SOURCE=..\ir\be\ia32\ia32_gen_decls.h
734 SOURCE=..\ir\be\ia32\ia32_intrinsics.c
738 SOURCE=..\ir\be\ia32\ia32_map_regs.c
742 SOURCE=..\ir\be\ia32\ia32_map_regs.h
746 SOURCE=..\ir\be\ia32\ia32_new_nodes.c
750 SOURCE=..\ir\be\ia32\ia32_new_nodes.h
754 SOURCE=..\ir\be\ia32\ia32_nodes_attr.h
758 SOURCE=..\ir\be\ia32\ia32_optimize.c
762 SOURCE=..\ir\be\ia32\ia32_optimize.h
766 SOURCE=..\ir\be\ia32\ia32_spec.pl
768 !IF "$(CFG)" == "libfirm - Win32 Release"
770 USERDEP__IA32_="..\ir\be\scripts\generate_emitter.pl" "..\ir\be\scripts\generate_new_opcodes.pl" "..\ir\be\scripts\generate_regalloc_if.pl"
771 # Begin Custom Build - Translate Spec: $(InputPath)
772 InputPath=..\ir\be\ia32\ia32_spec.pl
775 ..\ir\be\scripts\generate_emitter.pl $(InputPath) ..\ir\be\ia32 \
776 ..\ir\be\scripts\generate_new_opcodes.pl $(InputPath) ..\ir\be\ia32 \
777 ..\ir\be\scripts\generate_regalloc_if.pl $(InputPath) ..\ir\be\ia32 \
780 "..\ir\be\ia32\gen_ia32_emitter.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
783 "..\ir\be\ia32\gen_ia32_emitter.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
786 "..\ir\be\ia32\gen_ia32_new_nodes.c.inl" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
789 "..\ir\be\ia32\gen_ia32_new_nodes.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
792 "..\ir\be\ia32\gen_ia32_regalloc_if.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
795 "..\ir\be\ia32\gen_ia32_regalloc_if.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
798 "..\ir\be\ia32\gen_ia32_regalloc_if_t.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
802 !ELSEIF "$(CFG)" == "libfirm - Win32 Debug"
804 USERDEP__IA32_="..\ir\be\scripts\generate_emitter.pl" "..\ir\be\scripts\generate_new_opcodes.pl" "..\ir\be\scripts\generate_regalloc_if.pl"
805 # Begin Custom Build - Translate Spec: $(InputPath)
806 InputPath=..\ir\be\ia32\ia32_spec.pl
809 ..\ir\be\scripts\generate_emitter.pl $(InputPath) ..\ir\be\ia32 \
810 ..\ir\be\scripts\generate_new_opcodes.pl $(InputPath) ..\ir\be\ia32 \
811 ..\ir\be\scripts\generate_regalloc_if.pl $(InputPath) ..\ir\be\ia32 \
812 ..\ir\be\scripts\generate_machine.pl $(InputPath) ..\ir\be\ia32 \
815 "..\ir\be\ia32\gen_ia32_emitter.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
818 "..\ir\be\ia32\gen_ia32_emitter.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
821 "..\ir\be\ia32\gen_ia32_new_nodes.c.inl" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
824 "..\ir\be\ia32\gen_ia32_new_nodes.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
827 "..\ir\be\ia32\gen_ia32_regalloc_if.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
830 "..\ir\be\ia32\gen_ia32_regalloc_if.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
833 "..\ir\be\ia32\gen_ia32_regalloc_if_t.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
836 "..\ir\be\ia32\gen_ia32_machine.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
839 "..\ir\be\ia32\gen_ia32_machine.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
848 SOURCE=..\ir\be\ia32\ia32_transform.c
852 SOURCE=..\ir\be\ia32\ia32_transform.h
856 SOURCE=..\ir\be\ia32\ia32_util.c
860 SOURCE=..\ir\be\ia32\ia32_util.h
864 SOURCE=..\ir\be\ia32\ia32_x87.c
868 SOURCE=..\ir\be\ia32\ia32_x87.h
873 # PROP Default_Filter ""
876 SOURCE=..\ir\be\arm\arm_emitter.c
880 SOURCE=..\ir\be\arm\arm_emitter.h
884 SOURCE=..\ir\be\arm\arm_gen_decls.c
888 SOURCE=..\ir\be\arm\arm_gen_decls.h
892 SOURCE=..\ir\be\arm\arm_map_regs.c
896 SOURCE=..\ir\be\arm\arm_map_regs.h
900 SOURCE=..\ir\be\arm\arm_new_nodes.c
904 SOURCE=..\ir\be\arm\arm_new_nodes.h
908 SOURCE=..\ir\be\arm\arm_nodes_attr.h
912 SOURCE="..\ir\be\arm\arm_spec.pl"
914 !IF "$(CFG)" == "libfirm - Win32 Release"
916 USERDEP__ARM_S="..\ir\be\scripts\generate_emitter.pl" "..\ir\be\scripts\generate_new_opcodes.pl" "..\ir\be\scripts\generate_regalloc_if.pl" "..\ir\be\scripts\generate_machine.pl"
917 # Begin Custom Build - Translate Spec: $(InputPath)
918 InputPath="..\ir\be\arm\arm_spec.pl"
921 ..\ir\be\scripts\generate_emitter.pl $(InputPath) ..\ir\be\arm \
922 ..\ir\be\scripts\generate_new_opcodes.pl $(InputPath) ..\ir\be\arm \
923 ..\ir\be\scripts\generate_regalloc_if.pl $(InputPath) ..\ir\be\arm \
924 ..\ir\be\scripts\generate_machine.pl $(InputPath) ..\ir\be\arm \
927 "..\ir\be\arm\gen_arm_emitter.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
930 "..\ir\be\arm\gen_arm_emitter.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
933 "..\ir\be\arm\gen_arm_new_nodes.c.inl" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
936 "..\ir\be\arm\gen_arm_new_nodes.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
939 "..\ir\be\arm\gen_arm_regalloc_if.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
942 "..\ir\be\arm\gen_arm_regalloc_if.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
945 "..\ir\be\arm\gen_arm_regalloc_if_t.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
948 "..\ir\be\arm\gen_arm_machine.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
951 "..\ir\be\arm\gen_arm_machine.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
955 !ELSEIF "$(CFG)" == "libfirm - Win32 Debug"
957 USERDEP__ARM_S="..\ir\be\scripts\generate_emitter.pl" "..\ir\be\scripts\generate_new_opcodes.pl" "..\ir\be\scripts\generate_regalloc_if.pl" "..\ir\be\scripts\generate_machine.pl"
958 # Begin Custom Build - Translate Spec: $(InputPath)
959 InputPath="..\ir\be\arm\arm_spec.pl"
962 ..\ir\be\scripts\generate_emitter.pl $(InputPath) ..\ir\be\arm \
963 ..\ir\be\scripts\generate_new_opcodes.pl $(InputPath) ..\ir\be\arm \
964 ..\ir\be\scripts\generate_regalloc_if.pl $(InputPath) ..\ir\be\arm \
965 ..\ir\be\scripts\generate_machine.pl $(InputPath) ..\ir\be\arm \
968 "..\ir\be\arm\gen_arm_emitter.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
971 "..\ir\be\arm\gen_arm_emitter.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
974 "..\ir\be\arm\gen_arm_new_nodes.c.inl" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
977 "..\ir\be\arm\gen_arm_new_nodes.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
980 "..\ir\be\arm\gen_arm_regalloc_if.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
983 "..\ir\be\arm\gen_arm_regalloc_if.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
986 "..\ir\be\arm\gen_arm_regalloc_if_t.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
989 "..\ir\be\arm\gen_arm_machine.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
992 "..\ir\be\arm\gen_arm_machine.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1001 SOURCE=..\ir\be\arm\arm_transform.c
1005 SOURCE=..\ir\be\arm\arm_transform.h
1009 SOURCE=..\ir\be\arm\bearch_arm.c
1013 SOURCE=..\ir\be\arm\bearch_arm.h
1017 SOURCE=..\ir\be\arm\bearch_arm_t.h
1021 SOURCE=..\ir\be\arm\gen_arm_emitter.c
1025 SOURCE=..\ir\be\arm\gen_arm_emitter.h
1029 SOURCE=..\ir\be\arm\gen_arm_machine.c
1030 # PROP Exclude_From_Build 1
1034 SOURCE=..\ir\be\arm\gen_arm_machine.h
1038 SOURCE=..\ir\be\arm\gen_arm_new_nodes.c.inl
1042 SOURCE=..\ir\be\arm\gen_arm_new_nodes.h
1046 SOURCE=..\ir\be\arm\gen_arm_regalloc_if.c
1050 SOURCE=..\ir\be\arm\gen_arm_regalloc_if.h
1054 SOURCE=..\ir\be\arm\gen_arm_regalloc_if_t.h
1057 # Begin Group "ppc32"
1059 # PROP Default_Filter ""
1062 SOURCE=..\ir\be\ppc32\bearch_ppc32.c
1066 SOURCE=..\ir\be\ppc32\bearch_ppc32.h
1070 SOURCE=..\ir\be\ppc32\bearch_ppc32_t.h
1074 SOURCE=..\ir\be\ppc32\gen_ppc32_emitter.c
1078 SOURCE=..\ir\be\ppc32\gen_ppc32_emitter.h
1082 SOURCE=..\ir\be\ppc32\gen_ppc32_emitter.inl
1086 SOURCE=..\ir\be\ppc32\gen_ppc32_machine.c
1087 # PROP Exclude_From_Build 1
1091 SOURCE=..\ir\be\ppc32\gen_ppc32_machine.h
1095 SOURCE=..\ir\be\ppc32\gen_ppc32_new_nodes.c.inl
1099 SOURCE=..\ir\be\ppc32\gen_ppc32_new_nodes.h
1103 SOURCE=..\ir\be\ppc32\gen_ppc32_regalloc_if.c
1107 SOURCE=..\ir\be\ppc32\gen_ppc32_regalloc_if.h
1111 SOURCE=..\ir\be\ppc32\gen_ppc32_regalloc_if_t.h
1115 SOURCE=..\ir\be\ppc32\ppc32_emitter.c
1119 SOURCE=..\ir\be\ppc32\ppc32_emitter.h
1123 SOURCE=..\ir\be\ppc32\ppc32_gen_decls.c
1127 SOURCE=..\ir\be\ppc32\ppc32_gen_decls.h
1131 SOURCE=..\ir\be\ppc32\ppc32_map_regs.c
1135 SOURCE=..\ir\be\ppc32\ppc32_map_regs.h
1139 SOURCE=..\ir\be\ppc32\ppc32_new_nodes.c
1143 SOURCE=..\ir\be\ppc32\ppc32_new_nodes.h
1147 SOURCE=..\ir\be\ppc32\ppc32_nodes_attr.h
1151 SOURCE=..\ir\be\ppc32\ppc32_spec.pl
1153 !IF "$(CFG)" == "libfirm - Win32 Release"
1155 USERDEP__PPC32="..\ir\be\scripts\generate_emitter.pl" "..\ir\be\scripts\generate_new_opcodes.pl" "..\ir\be\scripts\generate_regalloc_if.pl" "..\ir\be\scripts\generate_machine.pl"
1156 # Begin Custom Build - Translate Spec: $(InputPath)
1157 InputPath=..\ir\be\ppc32\ppc32_spec.pl
1160 ..\ir\be\scripts\generate_emitter.pl $(InputPath) ..\ir\be\ppc32 \
1161 ..\ir\be\scripts\generate_new_opcodes.pl $(InputPath) ..\ir\be\ppc32 \
1162 ..\ir\be\scripts\generate_regalloc_if.pl $(InputPath) ..\ir\be\ppc32 \
1163 ..\ir\be\scripts\generate_machine.pl $(InputPath) ..\ir\be\ppc32 \
1166 "..\ir\be\ppc32\gen_ppc32_emitter.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1169 "..\ir\be\ppc32\gen_ppc32_emitter.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1172 "..\ir\be\ppc32\gen_ppc32_new_nodes.c.inl" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1175 "..\ir\be\ppc32\gen_ppc32_new_nodes.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1178 "..\ir\be\ppc32\gen_ppc32_regalloc_if.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1181 "..\ir\be\ppc32\gen_ppc32_regalloc_if.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1184 "..\ir\be\ppc32\gen_ppc32_regalloc_if_t.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1187 "..\ir\be\ppc32\gen_ppc32_machine.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1190 "..\ir\be\ppc32\gen_ppc32_machine.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1194 !ELSEIF "$(CFG)" == "libfirm - Win32 Debug"
1196 USERDEP__PPC32="..\ir\be\scripts\generate_emitter.pl" "..\ir\be\scripts\generate_new_opcodes.pl" "..\ir\be\scripts\generate_regalloc_if.pl" "..\ir\be\scripts\generate_machine.pl"
1197 # Begin Custom Build - Translate Spec: $(InputPath)
1198 InputPath=..\ir\be\ppc32\ppc32_spec.pl
1201 ..\ir\be\scripts\generate_emitter.pl $(InputPath) ..\ir\be\ppc32 \
1202 ..\ir\be\scripts\generate_new_opcodes.pl $(InputPath) ..\ir\be\ppc32 \
1203 ..\ir\be\scripts\generate_regalloc_if.pl $(InputPath) ..\ir\be\ppc32 \
1204 ..\ir\be\scripts\generate_machine.pl $(InputPath) ..\ir\be\ppc32 \
1207 "..\ir\be\ppc32\gen_ppc32_emitter.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1210 "..\ir\be\ppc32\gen_ppc32_emitter.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1213 "..\ir\be\ppc32\gen_ppc32_new_nodes.c.inl" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1216 "..\ir\be\ppc32\gen_ppc32_new_nodes.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1219 "..\ir\be\ppc32\gen_ppc32_regalloc_if.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1222 "..\ir\be\ppc32\gen_ppc32_regalloc_if.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1225 "..\ir\be\ppc32\gen_ppc32_regalloc_if_t.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1228 "..\ir\be\ppc32\gen_ppc32_machine.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1231 "..\ir\be\ppc32\gen_ppc32_machine.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1240 SOURCE=..\ir\be\ppc32\ppc32_transform.c
1244 SOURCE=..\ir\be\ppc32\ppc32_transform.h
1248 SOURCE=..\ir\be\ppc32\ppc32_transform_conv.c
1252 SOURCE=..\ir\be\ppc32\ppc32_transform_conv.h
1255 # Begin Group "mips"
1257 # PROP Default_Filter ""
1260 SOURCE=..\ir\be\mips\bearch_mips.c
1264 SOURCE=..\ir\be\mips\bearch_mips.h
1268 SOURCE=..\ir\be\mips\bearch_mips_t.h
1272 SOURCE=..\ir\be\mips\gen_mips_emitter.c
1276 SOURCE=..\ir\be\mips\gen_mips_emitter.h
1280 SOURCE=..\ir\be\mips\gen_mips_machine.c
1281 # PROP Ignore_Default_Tool 1
1285 SOURCE=..\ir\be\mips\gen_mips_machine.h
1289 SOURCE=..\ir\be\mips\gen_mips_new_nodes.c.inl
1293 SOURCE=..\ir\be\mips\gen_mips_new_nodes.h
1297 SOURCE=..\ir\be\mips\gen_mips_regalloc_if.c
1301 SOURCE=..\ir\be\mips\gen_mips_regalloc_if.h
1305 SOURCE=..\ir\be\mips\gen_mips_regalloc_if_t.h
1309 SOURCE=..\ir\be\mips\mips_emitter.c
1313 SOURCE=..\ir\be\mips\mips_emitter.h
1317 SOURCE=..\ir\be\mips\mips_gen_decls.c
1321 SOURCE=..\ir\be\mips\mips_gen_decls.h
1325 SOURCE=..\ir\be\mips\mips_map_regs.c
1329 SOURCE=..\ir\be\mips\mips_map_regs.h
1333 SOURCE=..\ir\be\mips\mips_new_nodes.c
1337 SOURCE=..\ir\be\mips\mips_new_nodes.h
1341 SOURCE=..\ir\be\mips\mips_nodes_attr.h
1345 SOURCE=..\ir\be\mips\mips_scheduler.c
1349 SOURCE=..\ir\be\mips\mips_scheduler.h
1353 SOURCE=..\ir\be\mips\mips_spec.pl
1355 !IF "$(CFG)" == "libfirm - Win32 Release"
1357 USERDEP__MIPS_="..\ir\be\scripts\generate_emitter.pl" "..\ir\be\scripts\generate_new_opcodes.pl" "..\ir\be\scripts\generate_regalloc_if.pl" "..\ir\be\scripts\generate_machine.pl"
1358 # Begin Custom Build - Translate Spec: $(InputPath)
1359 InputPath=..\ir\be\mips\mips_spec.pl
1362 ..\ir\be\scripts\generate_emitter.pl $(InputPath) ..\ir\be\mips \
1363 ..\ir\be\scripts\generate_new_opcodes.pl $(InputPath) ..\ir\be\mips \
1364 ..\ir\be\scripts\generate_regalloc_if.pl $(InputPath) ..\ir\be\mips \
1365 ..\ir\be\scripts\generate_machine.pl $(InputPath) ..\ir\be\mips \
1368 "..\ir\be\mips\gen_mips_emitter.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1371 "..\ir\be\mips\gen_mips_emitter.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1374 "..\ir\be\mips\gen_mips_new_nodes.c.inl" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1377 "..\ir\be\mips\gen_mips_new_nodes.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1380 "..\ir\be\mips\gen_mips_regalloc_if.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1383 "..\ir\be\mips\gen_mips_regalloc_if.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1386 "..\ir\be\mips\gen_mips_regalloc_if_t.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1389 "..\ir\be\mips\gen_mips_machine.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1392 "..\ir\be\mips\gen_mips_machine.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1396 !ELSEIF "$(CFG)" == "libfirm - Win32 Debug"
1398 USERDEP__MIPS_="..\ir\be\scripts\generate_emitter.pl" "..\ir\be\scripts\generate_new_opcodes.pl" "..\ir\be\scripts\generate_regalloc_if.pl" "..\ir\be\scripts\generate_machine.pl"
1399 # Begin Custom Build - Translate Spec: $(InputPath)
1400 InputPath=..\ir\be\mips\mips_spec.pl
1403 ..\ir\be\scripts\generate_emitter.pl $(InputPath) ..\ir\be\mips \
1404 ..\ir\be\scripts\generate_new_opcodes.pl $(InputPath) ..\ir\be\mips \
1405 ..\ir\be\scripts\generate_regalloc_if.pl $(InputPath) ..\ir\be\mips \
1406 ..\ir\be\scripts\generate_machine.pl $(InputPath) ..\ir\be\mips \
1409 "..\ir\be\mips\gen_mips_emitter.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1412 "..\ir\be\mips\gen_mips_emitter.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1415 "..\ir\be\mips\gen_mips_new_nodes.c.inl" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1418 "..\ir\be\mips\gen_mips_new_nodes.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1421 "..\ir\be\mips\gen_mips_regalloc_if.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1424 "..\ir\be\mips\gen_mips_regalloc_if.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1427 "..\ir\be\mips\gen_mips_regalloc_if_t.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1430 "..\ir\be\mips\gen_mips_machine.c" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1433 "..\ir\be\mips\gen_mips_machine.h" : $(SOURCE) "$(INTDIR)" "$(OUTDIR)"
1442 SOURCE=..\ir\be\mips\mips_transform.c
1446 SOURCE=..\ir\be\mips\mips_transform.h
1450 SOURCE=..\ir\be\mips\mips_util.h
1453 # Begin Group "firmBE"
1455 # PROP Default_Filter ""
1458 SOURCE=..\ir\be\firm\bearch_firm.c
1462 SOURCE=..\ir\be\firm\bearch_firm.h
1467 SOURCE=..\ir\be\be.h
1471 SOURCE=..\ir\be\be_dbgout.h
1475 SOURCE=..\ir\be\be_t.h
1479 SOURCE=..\ir\be\beabi.c
1483 SOURCE=..\ir\be\beabi.h
1487 SOURCE=..\ir\be\beabi_t.h
1491 SOURCE=..\ir\be\bearch.c
1495 SOURCE=..\ir\be\bearch.h
1499 SOURCE=..\ir\be\bearch_t.h
1503 SOURCE=..\ir\be\beblocksched.c
1507 SOURCE=..\ir\be\beblocksched.h
1511 SOURCE=..\ir\be\bechordal.c
1515 SOURCE=..\ir\be\bechordal.h
1519 SOURCE=..\ir\be\bechordal_draw.c
1523 SOURCE=..\ir\be\bechordal_draw.h
1527 SOURCE=..\ir\be\bechordal_main.c
1531 SOURCE=..\ir\be\bechordal_t.h
1535 SOURCE=..\ir\be\becopyheur.c
1539 SOURCE=..\ir\be\becopyheur2.c
1543 SOURCE=..\ir\be\becopyheur3.c
1547 SOURCE=..\ir\be\becopyilp.c
1551 SOURCE=..\ir\be\becopyilp1.c
1555 SOURCE=..\ir\be\becopyilp2.c
1559 SOURCE=..\ir\be\becopyilp_t.h
1563 SOURCE=..\ir\be\becopyopt.c
1567 SOURCE=..\ir\be\becopyopt.h
1571 SOURCE=..\ir\be\becopyopt_t.h
1575 SOURCE=..\ir\be\becopystat.c
1579 SOURCE=..\ir\be\becopystat.h
1583 SOURCE=..\ir\be\beifg.c
1587 SOURCE=..\ir\be\beifg.h
1591 SOURCE=..\ir\be\beifg_clique.c
1595 SOURCE=..\ir\be\beifg_impl.h
1599 SOURCE=..\ir\be\beifg_list.c
1603 SOURCE=..\ir\be\beifg_pointer.c
1607 SOURCE=..\ir\be\beifg_std.c
1611 SOURCE=..\ir\be\beifg_t.h
1615 SOURCE=..\ir\be\beinsn.c
1619 SOURCE=..\ir\be\beinsn_t.h
1623 SOURCE=..\ir\be\beirg.c
1627 SOURCE=..\ir\be\beirg.h
1631 SOURCE=..\ir\be\beirgmod.c
1635 SOURCE=..\ir\be\beirgmod.h
1639 SOURCE=..\ir\be\bejavacoal.c
1643 SOURCE=..\ir\be\bejavacoal.h
1647 SOURCE=..\ir\be\belistsched.c
1651 SOURCE=..\ir\be\belistsched.h
1655 SOURCE=..\ir\be\belive.c
1659 SOURCE=..\ir\be\belive.h
1663 SOURCE=..\ir\be\belive_t.h
1667 SOURCE=..\ir\be\belower.c
1671 SOURCE=..\ir\be\belower.h
1675 SOURCE=..\ir\be\bemachine.c
1679 SOURCE=..\ir\be\bemachine.h
1683 SOURCE=..\ir\be\bemachnode.c
1687 SOURCE=..\ir\be\bemachnode.h
1691 SOURCE=..\ir\be\bemain.c
1695 SOURCE=..\ir\be\bemodule.c
1699 SOURCE=..\ir\be\bemodule.h
1703 SOURCE=..\ir\be\bemodule_t.h
1707 SOURCE=..\ir\be\benode.c
1711 SOURCE=..\ir\be\benode_t.h
1715 SOURCE=..\ir\be\benodesets.c
1719 SOURCE=..\ir\be\benodesets.h
1723 SOURCE=..\ir\be\bepressurestat.c
1727 SOURCE=..\ir\be\bepressurestat.h
1731 SOURCE=..\ir\be\beprofile.c
1735 SOURCE=..\ir\be\beprofile.h
1739 SOURCE=..\ir\be\bera.c
1743 SOURCE=..\ir\be\bera.h
1747 SOURCE=..\ir\be\beraextern.c
1751 SOURCE=..\ir\be\beraextern.h
1755 SOURCE=..\ir\be\besched.c
1759 SOURCE=..\ir\be\besched.h
1763 SOURCE=..\ir\be\besched_t.h
1767 SOURCE=..\ir\be\beschedmris.c
1771 SOURCE=..\ir\be\beschedmris.h
1775 SOURCE=..\ir\be\beschedrand.c
1779 SOURCE=..\ir\be\beschedregpress.c
1783 SOURCE=..\ir\be\beschedrss.c
1787 SOURCE=..\ir\be\beschedrss.h
1791 SOURCE=..\ir\be\beschedtrace.c
1795 SOURCE=..\ir\be\beschedtrivial.c
1799 SOURCE=..\ir\be\bespill.c
1803 SOURCE=..\ir\be\bespill.h
1807 SOURCE=..\ir\be\bespillbelady.c
1811 SOURCE=..\ir\be\bespillbelady.h
1815 SOURCE=..\ir\be\bespillloc.h
1819 SOURCE=..\ir\be\bespillmorgan.c
1823 SOURCE=..\ir\be\bespillmorgan.h
1827 SOURCE=..\ir\be\bespilloptions.c
1831 SOURCE=..\ir\be\bespilloptions.h
1835 SOURCE=..\ir\be\bespillremat.c
1839 SOURCE=..\ir\be\bespillremat.h
1843 SOURCE=..\ir\be\bespillslots.c
1847 SOURCE=..\ir\be\bespillslots.h
1851 SOURCE=..\ir\be\bessadestr.c
1855 SOURCE=..\ir\be\bessadestr.h
1859 SOURCE=..\ir\be\bessadestrsimple.c
1863 SOURCE=..\ir\be\bessadestrsimple.h
1867 SOURCE=..\ir\be\bestabs.c
1871 SOURCE=..\ir\be\bestat.c
1875 SOURCE=..\ir\be\bestat.h
1879 SOURCE=..\ir\be\bestatevent.c
1883 SOURCE=..\ir\be\bestatevent.h
1887 SOURCE=..\ir\be\beuses.c
1891 SOURCE=..\ir\be\beuses.h
1895 SOURCE=..\ir\be\beuses_t.h
1899 SOURCE=..\ir\be\beutil.c
1903 SOURCE=..\ir\be\beutil.h
1907 SOURCE=..\ir\be\beverify.c
1911 SOURCE=..\ir\be\beverify.h
1914 # Begin Group "common"
1916 # PROP Default_Filter ""
1919 SOURCE=..\ir\common\debug.c
1923 SOURCE=..\ir\common\debug.h
1927 SOURCE=..\ir\common\error.c
1931 SOURCE=..\ir\common\error.h
1935 SOURCE=..\ir\common\firm.c
1939 SOURCE=..\ir\common\firm.h
1943 SOURCE=..\ir\common\firm_common.c
1947 SOURCE=..\ir\common\firm_common.h
1951 SOURCE=..\ir\common\firm_common_t.h
1955 SOURCE=..\ir\common\firm_types.h
1959 SOURCE=..\ir\common\firmwalk.c
1963 SOURCE=..\ir\common\firmwalk.h
1967 SOURCE=..\ir\common\irtools.c
1971 SOURCE=..\ir\common\irtools.h
1975 SOURCE=..\ir\common\Makefile.in
1979 SOURCE=..\ir\common\old_fctnames.h
1983 SOURCE=..\ir\common\statistics.c
1987 SOURCE=..\ir\common\statistics.h
1990 # Begin Group "debug"
1992 # PROP Default_Filter ""
1995 SOURCE=..\ir\debug\dbginfo.c
1999 SOURCE=..\ir\debug\dbginfo.h
2003 SOURCE=..\ir\debug\dbginfo_t.h
2007 SOURCE=..\ir\debug\debugger.c
2011 SOURCE=..\ir\debug\debugger.h
2015 SOURCE=..\ir\debug\firm_ycomp.c
2019 SOURCE=..\ir\debug\firm_ycomp.h
2023 SOURCE=..\ir\debug\Makefile.in
2027 SOURCE=..\ir\debug\seqnumbers.c
2031 SOURCE=..\ir\debug\seqnumbers.h
2034 # Begin Group "external"
2036 # PROP Default_Filter ""
2039 SOURCE=..\ir\external\Makefile.in
2043 SOURCE=..\ir\external\read.c
2044 # PROP Exclude_From_Build 1
2048 SOURCE=..\ir\external\read.h
2052 SOURCE=..\ir\external\read_t.h
2055 # Begin Group "ident"
2057 # PROP Default_Filter ""
2060 SOURCE=..\ir\ident\ident.c
2064 SOURCE=..\ir\ident\ident.h
2068 SOURCE=..\ir\ident\ident_t.h
2072 SOURCE=..\ir\ident\Makefile.in
2077 # PROP Default_Filter ""
2080 SOURCE=..\ir\ir\irarch.c
2084 SOURCE=..\ir\ir\irarch.h
2088 SOURCE=..\ir\ir\irargs.c
2092 SOURCE=..\ir\ir\irargs_t.h
2096 SOURCE=..\ir\ir\irbitset.h
2100 SOURCE=..\ir\ir\ircgcons.c
2104 SOURCE=..\ir\ir\ircgcons.h
2108 SOURCE=..\ir\ir\ircgopt.c
2112 SOURCE=..\ir\ir\ircgopt.h
2116 SOURCE=..\ir\ir\ircons.c
2120 SOURCE=..\ir\ir\ircons.h
2124 SOURCE=..\ir\ir\ircons_t.h
2128 SOURCE=..\ir\ir\irdump.c
2132 SOURCE=..\ir\ir\irdump.h
2136 SOURCE=..\ir\ir\irdump_t.h
2140 SOURCE=..\ir\ir\irdumptxt.c
2144 SOURCE=..\ir\ir\iredgekinds.h
2148 SOURCE=..\ir\ir\iredges.c
2152 SOURCE=..\ir\ir\iredges.h
2156 SOURCE=..\ir\ir\iredges_t.h
2160 SOURCE=..\ir\ir\irflag.c
2164 SOURCE=..\ir\ir\irflag.h
2168 SOURCE=..\ir\ir\irflag_t.def
2169 # PROP Exclude_From_Build 1
2173 SOURCE=..\ir\ir\irflag_t.h
2177 SOURCE=..\ir\ir\irgmod.c
2181 SOURCE=..\ir\ir\irgmod.h
2185 SOURCE=..\ir\ir\irgopt.c
2189 SOURCE=..\ir\ir\irgopt.h
2193 SOURCE=..\ir\ir\irgopt_t.h
2197 SOURCE=..\ir\ir\irgraph.c
2201 SOURCE=..\ir\ir\irgraph.h
2205 SOURCE=..\ir\ir\irgraph_t.h
2209 SOURCE=..\ir\ir\irgwalk.c
2213 SOURCE=..\ir\ir\irgwalk.h
2217 SOURCE=..\ir\ir\irgwalk_blk.c
2221 SOURCE=..\ir\ir\irhooks.c
2225 SOURCE=..\ir\ir\irhooks.h
2229 SOURCE=..\ir\ir\irmode.c
2233 SOURCE=..\ir\ir\irmode.h
2237 SOURCE=..\ir\ir\irmode_t.h
2241 SOURCE=..\ir\ir\irnode.c
2245 SOURCE=..\ir\ir\irnode.h
2249 SOURCE=..\ir\ir\irnode_t.h
2253 SOURCE=..\ir\ir\irop.c
2257 SOURCE=..\ir\ir\irop.h
2261 SOURCE=..\ir\ir\irop_t.h
2265 SOURCE=..\ir\ir\iropt.c
2269 SOURCE=..\ir\ir\iropt.h
2273 SOURCE=..\ir\ir\iropt_dbg.h
2277 SOURCE=..\ir\ir\iropt_t.h
2281 SOURCE=..\ir\ir\irphase.c
2285 SOURCE=..\ir\ir\irphase.h
2289 SOURCE=..\ir\ir\irphase_t.h
2293 SOURCE=..\ir\ir\irprintf.c
2297 SOURCE=..\ir\ir\irprintf.h
2301 SOURCE=..\ir\ir\irprintf_t.h
2305 SOURCE=..\ir\ir\irprog.c
2309 SOURCE=..\ir\ir\irprog.h
2313 SOURCE=..\ir\ir\irprog_t.h
2317 SOURCE=..\ir\ir\irreflect.c
2321 SOURCE=..\ir\ir\irreflect.def
2325 SOURCE=..\ir\ir\irreflect.h
2329 SOURCE=..\ir\ir\irreflect_t.h
2333 SOURCE=..\ir\ir\irvrfy.c
2337 SOURCE=..\ir\ir\irvrfy.h
2341 SOURCE=..\ir\ir\irvrfy_t.h
2345 SOURCE=..\ir\ir\Makefile.in
2349 SOURCE=..\ir\ir\pseudo_irg.c
2353 SOURCE=..\ir\ir\pseudo_irg.h
2358 # PROP Default_Filter ""
2361 SOURCE=..\ir\opt\cfopt.c
2365 SOURCE=..\ir\opt\cfopt.h
2369 SOURCE=..\ir\opt\condeval.c
2373 SOURCE=..\ir\opt\condeval.h
2377 SOURCE=..\ir\opt\data_flow_scalar_replace.c
2381 SOURCE=..\ir\opt\data_flow_scalar_replace.h
2385 SOURCE=..\ir\opt\escape_ana.c
2389 SOURCE=..\ir\opt\escape_ana.h
2393 SOURCE=..\ir\opt\funccall.c
2397 SOURCE=..\ir\opt\funccall.h
2401 SOURCE=..\ir\opt\gvn_pre.c
2405 SOURCE=..\ir\opt\gvn_pre.h
2409 SOURCE=..\ir\opt\ifconv.c
2413 SOURCE=..\ir\opt\ifconv.h
2417 SOURCE=..\ir\opt\ldstopt.c
2421 SOURCE=..\ir\opt\ldstopt.h
2425 SOURCE=..\ir\opt\loop_unrolling.c
2429 SOURCE=..\ir\opt\loop_unrolling.h
2433 SOURCE=..\ir\opt\Makefile.in
2437 SOURCE=..\ir\opt\opt_branches.c
2441 SOURCE=..\ir\opt\opt_branches.h
2445 SOURCE=..\ir\opt\opt_confirms.c
2449 SOURCE=..\ir\opt\opt_confirms.h
2453 SOURCE=..\ir\opt\opt_frame.c
2457 SOURCE=..\ir\opt\opt_frame.h
2461 SOURCE=..\ir\opt\opt_osr.c
2465 SOURCE=..\ir\opt\opt_osr.h
2469 SOURCE=..\ir\opt\opt_polymorphy.c
2473 SOURCE=..\ir\opt\opt_polymorphy.h
2477 SOURCE=..\ir\opt\proc_cloning.c
2481 SOURCE=..\ir\opt\proc_cloning.h
2485 SOURCE=..\ir\opt\reassoc.c
2489 SOURCE=..\ir\opt\reassoc.h
2493 SOURCE=..\ir\opt\reassoc_t.h
2497 SOURCE=..\ir\opt\return.c
2501 SOURCE=..\ir\opt\return.h
2505 SOURCE=..\ir\opt\scalar_replace.c
2509 SOURCE=..\ir\opt\scalar_replace.h
2513 SOURCE=..\ir\opt\strength_red.c
2517 SOURCE=..\ir\opt\strength_red.h
2521 SOURCE=..\ir\opt\tailrec.c
2525 SOURCE=..\ir\opt\tailrec.h
2529 SOURCE=..\ir\opt\tropt.c
2533 SOURCE=..\ir\opt\tropt.h
2538 # PROP Default_Filter ""
2541 SOURCE=..\ir\st\bs.h
2545 SOURCE=..\ir\st\exc.c
2549 SOURCE=..\ir\st\exc.h
2553 SOURCE=..\ir\st\Makefile.in
2557 SOURCE=..\ir\st\st.c
2561 SOURCE=..\ir\st\st.h
2564 # Begin Group "stat"
2566 # PROP Default_Filter ""
2569 SOURCE=..\ir\stat\const_stat.c
2573 SOURCE=..\ir\stat\counter.h
2577 SOURCE=..\ir\stat\dags.c
2581 SOURCE=..\ir\stat\dags.h
2585 SOURCE=..\ir\stat\distrib.c
2589 SOURCE=..\ir\stat\firmstat.c
2593 SOURCE=..\ir\stat\firmstat.h
2597 SOURCE=..\ir\stat\firmstat_t.h
2601 SOURCE=..\ir\stat\Makefile.in
2605 SOURCE=..\ir\stat\pattern.c
2609 SOURCE=..\ir\stat\pattern.h
2613 SOURCE=..\ir\stat\pattern_dmp.c
2617 SOURCE=..\ir\stat\pattern_dmp.h
2621 SOURCE=..\ir\stat\stat_dmp.c
2625 SOURCE=..\ir\stat\stat_dmp.h
2630 # PROP Default_Filter ""
2633 SOURCE=..\ir\tr\entity.c
2637 SOURCE=..\ir\tr\entity.h
2641 SOURCE=..\ir\tr\entity_t.h
2645 SOURCE=..\ir\tr\Makefile.in
2649 SOURCE=..\ir\tr\mangle.c
2653 SOURCE=..\ir\tr\mangle.h
2657 SOURCE=..\ir\tr\tpop.c
2661 SOURCE=..\ir\tr\tpop.h
2665 SOURCE=..\ir\tr\tpop_t.h
2669 SOURCE=..\ir\tr\tr_inheritance.c
2673 SOURCE=..\ir\tr\tr_inheritance.h
2677 SOURCE=..\ir\tr\trvrfy.c
2681 SOURCE=..\ir\tr\trvrfy.h
2685 SOURCE=..\ir\tr\type.c
2689 SOURCE=..\ir\tr\type.h
2693 SOURCE=..\ir\tr\type_identify.c
2697 SOURCE=..\ir\tr\type_identify.h
2701 SOURCE=..\ir\tr\type_identify_t.h
2705 SOURCE=..\ir\tr\type_or_entity.h
2709 SOURCE=..\ir\tr\type_t.h
2713 SOURCE=..\ir\tr\typegmod.c
2717 SOURCE=..\ir\tr\typegmod.h
2721 SOURCE=..\ir\tr\typewalk.c
2725 SOURCE=..\ir\tr\typewalk.h
2730 # PROP Default_Filter ""
2733 SOURCE=..\ir\tv\fltcalc.c
2737 SOURCE=..\ir\tv\fltcalc.h
2741 SOURCE=..\ir\tv\Makefile.in
2745 SOURCE=..\ir\tv\strcalc.c
2749 SOURCE=..\ir\tv\strcalc.h
2753 SOURCE=..\ir\tv\tv.c
2757 SOURCE=..\ir\tv\tv.h
2761 SOURCE=..\ir\tv\tv_t.h
2764 # Begin Group "lower"
2766 # PROP Default_Filter ""
2769 SOURCE=..\ir\lower\lower_calls.c
2773 SOURCE=..\ir\lower\lower_calls.h
2777 SOURCE=..\ir\lower\lower_dw.c
2781 SOURCE=..\ir\lower\lower_dw.h
2785 SOURCE=..\ir\lower\lower_intrinsics.c
2789 SOURCE=..\ir\lower\lower_intrinsics.h
2794 # PROP Default_Filter ""
2797 SOURCE=..\ir\net\firmnet.c
2801 SOURCE=..\ir\net\firmnet.h
2805 SOURCE=..\ir\net\firmnet_t.h