update copyright message
[libfirm] / ir / lower / lower_dw.c
1 /*
2  * Copyright (C) 1995-2008 University of Karlsruhe.  All right reserved.
3  *
4  * This file is part of libFirm.
5  *
6  * This file may be distributed and/or modified under the terms of the
7  * GNU General Public License version 2 as published by the Free Software
8  * Foundation and appearing in the file LICENSE.GPL included in the
9  * packaging of this file.
10  *
11  * Licensees holding valid libFirm Professional Edition licenses may use
12  * this file in accordance with the libFirm Commercial License.
13  * Agreement provided with the Software.
14  *
15  * This file is provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE
16  * WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR
17  * PURPOSE.
18  */
19
20 /**
21  * @file
22  * @brief   Lower Double word operations, ie 64bit -> 32bit, 32bit -> 16bit etc.
23  * @date    8.10.2004
24  * @author  Michael Beck
25  * @version $Id$
26  */
27 #ifdef HAVE_CONFIG_H
28 # include "config.h"
29 #endif
30
31 #ifdef HAVE_STRING_H
32 # include <string.h>
33 #endif
34 #ifdef HAVE_STDLIB_H
35 # include <stdlib.h>
36 #endif
37
38 #include <assert.h>
39
40 #include "lowering.h"
41 #include "irnode_t.h"
42 #include "irgraph_t.h"
43 #include "irmode_t.h"
44 #include "iropt_t.h"
45 #include "irgmod.h"
46 #include "tv_t.h"
47 #include "dbginfo_t.h"
48 #include "iropt_dbg.h"
49 #include "irflag_t.h"
50 #include "firmstat.h"
51 #include "irgwalk.h"
52 #include "ircons.h"
53 #include "irflag.h"
54 #include "irtools.h"
55 #include "debug.h"
56 #include "set.h"
57 #include "pmap.h"
58 #include "pdeq.h"
59 #include "irdump.h"
60 #include "xmalloc.h"
61
62 /** A map from mode to a primitive type. */
63 static pmap *prim_types;
64
65 /** A map from (op, imode, omode) to Intrinsic functions entities. */
66 static set *intrinsic_fkt;
67
68 /** A map from (imode, omode) to conv function types. */
69 static set *conv_types;
70
71 /** A map from a method type to its lowered type. */
72 static pmap *lowered_type;
73
74 /** The types for the binop and unop intrinsics. */
75 static ir_type *binop_tp_u, *binop_tp_s, *unop_tp_u, *unop_tp_s, *shiftop_tp_u, *shiftop_tp_s, *tp_s, *tp_u;
76
77 /** the debug handle */
78 DEBUG_ONLY(static firm_dbg_module_t *dbg = NULL;)
79
80 /**
81  * An entry in the (op, imode, omode) -> entity map.
82  */
83 typedef struct _op_mode_entry {
84         const ir_op   *op;    /**< the op */
85         const ir_mode *imode; /**< the input mode */
86         const ir_mode *omode; /**< the output mode */
87         ir_entity     *ent;   /**< the associated entity of this (op, imode, omode) triple */
88 } op_mode_entry_t;
89
90 /**
91  * An entry in the (imode, omode) -> tp map.
92  */
93 typedef struct _conv_tp_entry {
94         const ir_mode *imode; /**< the input mode */
95         const ir_mode *omode; /**< the output mode */
96         ir_type       *mtd;   /**< the associated method type of this (imode, omode) pair */
97 } conv_tp_entry_t;
98
99 /**
100  * Every double word node will be replaced,
101  * we need some store to hold the replacement:
102  */
103 typedef struct _node_entry_t {
104         ir_node *low_word;    /**< the low word */
105         ir_node *high_word;   /**< the high word */
106 } node_entry_t;
107
108 enum lower_flags {
109         MUST_BE_LOWERED = 1,  /**< graph must be lowered */
110         CF_CHANGED      = 2,  /**< control flow was changed */
111 };
112
113 /**
114  * The lower environment.
115  */
116 typedef struct _lower_env_t {
117         node_entry_t **entries;       /**< entries per node */
118         struct obstack obst;          /**< an obstack holding the temporary data */
119         tarval   *tv_mode_bytes;      /**< a tarval containing the number of bytes in the lowered modes */
120         tarval   *tv_mode_bits;       /**< a tarval containing the number of bits in the lowered modes */
121         pdeq     *waitq;              /**< a wait queue of all nodes that must be handled later */
122         pmap     *proj_2_block;       /**< a map from ProjX to its destination blocks */
123         const lwrdw_param_t *params;  /**< transformation parameter */
124         unsigned flags;               /**< some flags */
125         int      n_entries;           /**< number of entries */
126 } lower_env_t;
127
128 /**
129  * Get a primitive mode for a mode.
130  */
131 static ir_type *get_primitive_type(ir_mode *mode) {
132         pmap_entry *entry = pmap_find(prim_types, mode);
133         ir_type *tp;
134         char buf[64];
135
136         if (entry)
137                 return entry->value;
138
139         snprintf(buf, sizeof(buf), "_prim_%s", get_mode_name(mode));
140         tp = new_type_primitive(new_id_from_str(buf), mode);
141
142         pmap_insert(prim_types, mode, tp);
143         return tp;
144 }  /* get_primitive_type */
145
146 /**
147  * Create a method type for a Conv emulation from imode to omode.
148  */
149 static ir_type *get_conv_type(ir_mode *imode, ir_mode *omode, lower_env_t *env) {
150         conv_tp_entry_t key, *entry;
151         ir_type *mtd;
152
153         key.imode = imode;
154         key.omode = omode;
155         key.mtd   = NULL;
156
157         entry = set_insert(conv_types, &key, sizeof(key), HASH_PTR(imode) ^ HASH_PTR(omode));
158         if (! entry->mtd) {
159                 int n_param = 1, n_res = 1;
160                 char buf[64];
161
162                 if (imode == env->params->high_signed || imode == env->params->high_unsigned)
163                         n_param = 2;
164                 if (omode == env->params->high_signed || omode == env->params->high_unsigned)
165                         n_res = 2;
166
167                 /* create a new one */
168                 snprintf(buf, sizeof(buf), "LConv%s%s", get_mode_name(imode), get_mode_name(omode));
169                 mtd = new_type_method(new_id_from_str(buf), n_param, n_res);
170
171                 /* set param types and result types */
172                 n_param = 0;
173                 if (imode == env->params->high_signed) {
174                         set_method_param_type(mtd, n_param++, tp_u);
175                         set_method_param_type(mtd, n_param++, tp_s);
176                 } else if (imode == env->params->high_unsigned) {
177                         set_method_param_type(mtd, n_param++, tp_u);
178                         set_method_param_type(mtd, n_param++, tp_u);
179                 } else {
180                         ir_type *tp = get_primitive_type(imode);
181                         set_method_param_type(mtd, n_param++, tp);
182                 }  /* if */
183
184                 n_res = 0;
185                 if (omode == env->params->high_signed) {
186                         set_method_res_type(mtd, n_res++, tp_u);
187                         set_method_res_type(mtd, n_res++, tp_s);
188                 } else if (omode == env->params->high_unsigned) {
189                         set_method_res_type(mtd, n_res++, tp_u);
190                         set_method_res_type(mtd, n_res++, tp_u);
191                 } else {
192                         ir_type *tp = get_primitive_type(omode);
193                         set_method_res_type(mtd, n_res++, tp);
194                 }  /* if */
195                 entry->mtd = mtd;
196         } else {
197                 mtd = entry->mtd;
198         }  /* if */
199         return mtd;
200 }  /* get_conv_type */
201
202 /**
203  * Add an additional control flow input to a block.
204  * Patch all Phi nodes. The new Phi inputs are copied from
205  * old input number nr.
206  */
207 static void add_block_cf_input_nr(ir_node *block, int nr, ir_node *cf)
208 {
209         int i, arity = get_irn_arity(block);
210         ir_node **in, *phi;
211
212         assert(nr < arity);
213
214         NEW_ARR_A(ir_node *, in, arity + 1);
215         for (i = 0; i < arity; ++i)
216                 in[i] = get_irn_n(block, i);
217         in[i] = cf;
218
219         set_irn_in(block, i + 1, in);
220
221         for (phi = get_irn_link(block); phi; phi = get_irn_link(phi)) {
222                 for (i = 0; i < arity; ++i)
223                         in[i] = get_irn_n(phi, i);
224                 in[i] = in[nr];
225                 set_irn_in(phi, i + 1, in);
226         }  /* for */
227 }  /* add_block_cf_input_nr */
228
229 /**
230  * Add an additional control flow input to a block.
231  * Patch all Phi nodes. The new Phi inputs are copied from
232  * old input from cf tmpl.
233  */
234 static void add_block_cf_input(ir_node *block, ir_node *tmpl, ir_node *cf)
235 {
236         int i, arity = get_irn_arity(block);
237         int nr = 0;
238
239         for (i = 0; i < arity; ++i) {
240                 if (get_irn_n(block, i) == tmpl) {
241                         nr = i;
242                         break;
243                 }  /* if */
244         }  /* for */
245         assert(i < arity);
246         add_block_cf_input_nr(block, nr, cf);
247 }  /* add_block_cf_input */
248
249 /**
250  * Return the "operational" mode of a Firm node.
251  */
252 static ir_mode *get_irn_op_mode(ir_node *node)
253 {
254         switch (get_irn_opcode(node)) {
255         case iro_Load:
256                 return get_Load_mode(node);
257         case iro_Store:
258                 return get_irn_mode(get_Store_value(node));
259         case iro_DivMod:
260                 return get_irn_mode(get_DivMod_left(node));
261         case iro_Div:
262                 return get_irn_mode(get_Div_left(node));
263         case iro_Mod:
264                 return get_irn_mode(get_Mod_left(node));
265         case iro_Cmp:
266                 return get_irn_mode(get_Cmp_left(node));
267         default:
268                 return get_irn_mode(node);
269         }  /* switch */
270 }  /* get_irn_op_mode */
271
272 /**
273  * Walker, prepare the node links.
274  */
275 static void prepare_links(ir_node *node, void *env)
276 {
277         lower_env_t  *lenv = env;
278         ir_mode      *mode = get_irn_op_mode(node);
279         node_entry_t *link;
280         int          i;
281
282         if (mode == lenv->params->high_signed ||
283                 mode == lenv->params->high_unsigned) {
284                 /* ok, found a node that will be lowered */
285                 link = obstack_alloc(&lenv->obst, sizeof(*link));
286
287                 memset(link, 0, sizeof(*link));
288
289                 lenv->entries[get_irn_idx(node)] = link;
290                 lenv->flags |= MUST_BE_LOWERED;
291         } else if (is_Conv(node)) {
292                 /* Conv nodes have two modes */
293                 ir_node *pred = get_Conv_op(node);
294                 mode = get_irn_mode(pred);
295
296                 if (mode == lenv->params->high_signed ||
297                         mode == lenv->params->high_unsigned) {
298                         /* must lower this node either but don't need a link */
299                         lenv->flags |= MUST_BE_LOWERED;
300                 }  /* if */
301                 return;
302         }  /* if */
303
304         if (is_Proj(node)) {
305                 /* link all Proj nodes to its predecessor:
306                    Note that Tuple Proj's and its Projs are linked either. */
307                 ir_node *pred = get_Proj_pred(node);
308
309                 set_irn_link(node, get_irn_link(pred));
310                 set_irn_link(pred, node);
311         } else if (is_Phi(node)) {
312                 /* link all Phi nodes to its block */
313                 ir_node *block = get_nodes_block(node);
314
315                 set_irn_link(node, get_irn_link(block));
316                 set_irn_link(block, node);
317         } else if (is_Block(node)) {
318                 /* fill the Proj -> Block map */
319                 for (i = get_Block_n_cfgpreds(node) - 1; i >= 0; --i) {
320                         ir_node *pred = get_Block_cfgpred(node, i);
321
322                         if (is_Proj(pred))
323                                 pmap_insert(lenv->proj_2_block, pred, node);
324                 }  /* for */
325         }  /* if */
326 }  /* prepare_links */
327
328 /**
329  * Translate a Constant: create two.
330  */
331 static void lower_Const(ir_node *node, ir_mode *mode, lower_env_t *env) {
332         tarval   *tv, *tv_l, *tv_h;
333         ir_node  *low, *high;
334         dbg_info *dbg = get_irn_dbg_info(node);
335         ir_node  *block = get_nodes_block(node);
336         int      idx;
337         ir_graph *irg = current_ir_graph;
338         ir_mode  *low_mode = env->params->low_unsigned;
339
340         tv   = get_Const_tarval(node);
341
342         tv_l = tarval_convert_to(tv, low_mode);
343         low  = new_rd_Const(dbg, irg, block, low_mode, tv_l);
344
345         tv_h = tarval_convert_to(tarval_shrs(tv, env->tv_mode_bits), mode);
346         high = new_rd_Const(dbg, irg, block, mode, tv_h);
347
348         idx = get_irn_idx(node);
349         assert(idx < env->n_entries);
350         env->entries[idx]->low_word  = low;
351         env->entries[idx]->high_word = high;
352 }  /* lower_Const */
353
354 /**
355  * Translate a Load: create two.
356  */
357 static void lower_Load(ir_node *node, ir_mode *mode, lower_env_t *env) {
358         ir_mode  *low_mode = env->params->low_unsigned;
359         ir_graph *irg = current_ir_graph;
360         ir_node  *adr = get_Load_ptr(node);
361         ir_node  *mem = get_Load_mem(node);
362         ir_node  *low, *high, *proj;
363         dbg_info *dbg;
364         ir_node  *block = get_nodes_block(node);
365         int      idx;
366
367         if (env->params->little_endian) {
368                 low  = adr;
369                 high = new_r_Add(irg, block, adr,
370                         new_r_Const(irg, block, get_tarval_mode(env->tv_mode_bytes), env->tv_mode_bytes),
371                         get_irn_mode(adr));
372         } else {
373                 low  = new_r_Add(irg, block, adr,
374                         new_r_Const(irg, block, get_tarval_mode(env->tv_mode_bytes), env->tv_mode_bytes),
375                         get_irn_mode(adr));
376                 high = adr;
377         }  /* if */
378
379         /* create two loads */
380         dbg  = get_irn_dbg_info(node);
381         low  = new_rd_Load(dbg, irg, block, mem,  low,  low_mode);
382         proj = new_r_Proj(irg, block, low, mode_M, pn_Load_M);
383         high = new_rd_Load(dbg, irg, block, proj, high, mode);
384
385         set_Load_volatility(low,  get_Load_volatility(node));
386         set_Load_volatility(high, get_Load_volatility(node));
387
388         idx = get_irn_idx(node);
389         assert(idx < env->n_entries);
390         env->entries[idx]->low_word  = low;
391         env->entries[idx]->high_word = high;
392
393         for (proj = get_irn_link(node); proj; proj = get_irn_link(proj)) {
394                 idx = get_irn_idx(proj);
395
396                 switch (get_Proj_proj(proj)) {
397                 case pn_Load_M:         /* Memory result. */
398                         /* put it to the second one */
399                         set_Proj_pred(proj, high);
400                         break;
401                 case pn_Load_X_except:  /* Execution result if exception occurred. */
402                         /* put it to the first one */
403                         set_Proj_pred(proj, low);
404                         break;
405                 case pn_Load_res:       /* Result of load operation. */
406                         assert(idx < env->n_entries);
407                         env->entries[idx]->low_word  = new_r_Proj(irg, block, low,  low_mode, pn_Load_res);
408                         env->entries[idx]->high_word = new_r_Proj(irg, block, high, mode,     pn_Load_res);
409                         break;
410                 default:
411                         assert(0 && "unexpected Proj number");
412                 }  /* switch */
413                 /* mark this proj: we have handled it already, otherwise we might fall into
414                  * out new nodes. */
415                 mark_irn_visited(proj);
416         }  /* for */
417 }  /* lower_Load */
418
419 /**
420  * Translate a Store: create two.
421  */
422 static void lower_Store(ir_node *node, ir_mode *mode, lower_env_t *env) {
423         ir_graph *irg;
424         ir_node  *block, *adr, *mem;
425         ir_node  *low, *high, *irn, *proj;
426         dbg_info *dbg;
427         int      idx;
428         node_entry_t *entry;
429         (void) node;
430         (void) mode;
431
432         irn = get_Store_value(node);
433         entry = env->entries[get_irn_idx(irn)];
434         assert(entry);
435
436         if (! entry->low_word) {
437                 /* not ready yet, wait */
438                 pdeq_putr(env->waitq, node);
439                 return;
440         }  /* if */
441
442         irg = current_ir_graph;
443         adr = get_Store_ptr(node);
444         mem = get_Store_mem(node);
445         block = get_nodes_block(node);
446
447         if (env->params->little_endian) {
448                 low  = adr;
449                 high = new_r_Add(irg, block, adr,
450                         new_r_Const(irg, block, get_tarval_mode(env->tv_mode_bytes), env->tv_mode_bytes),
451                         get_irn_mode(adr));
452         } else {
453                 low  = new_r_Add(irg, block, adr,
454                         new_r_Const(irg, block, get_tarval_mode(env->tv_mode_bytes), env->tv_mode_bytes),
455                         get_irn_mode(adr));
456                 high = adr;
457         }  /* if */
458
459         /* create two Stores */
460         dbg = get_irn_dbg_info(node);
461         low  = new_rd_Store(dbg, irg, block, mem, low,  entry->low_word);
462         proj = new_r_Proj(irg, block, low, mode_M, pn_Store_M);
463         high = new_rd_Store(dbg, irg, block, proj, high, entry->high_word);
464
465         set_Store_volatility(low,  get_Store_volatility(node));
466         set_Store_volatility(high, get_Store_volatility(node));
467
468         idx = get_irn_idx(node);
469         assert(idx < env->n_entries);
470         env->entries[idx]->low_word  = low;
471         env->entries[idx]->high_word = high;
472
473         for (proj = get_irn_link(node); proj; proj = get_irn_link(proj)) {
474                 idx = get_irn_idx(proj);
475
476                 switch (get_Proj_proj(proj)) {
477                 case pn_Store_M:         /* Memory result. */
478                         /* put it to the second one */
479                         set_Proj_pred(proj, high);
480                         break;
481                 case pn_Store_X_except:  /* Execution result if exception occurred. */
482                         /* put it to the first one */
483                         set_Proj_pred(proj, low);
484                         break;
485                 default:
486                         assert(0 && "unexpected Proj number");
487                 }  /* switch */
488                 /* mark this proj: we have handled it already, otherwise we might fall into
489                  * out new nodes. */
490                 mark_irn_visited(proj);
491         }  /* for */
492 }  /* lower_Store */
493
494 /**
495  * Return a node containing the address of the intrinsic emulation function.
496  *
497  * @param method  the method type of the emulation function
498  * @param op      the emulated ir_op
499  * @param imode   the input mode of the emulated opcode
500  * @param omode   the output mode of the emulated opcode
501  * @param block   where the new mode is created
502  * @param env     the lower environment
503  */
504 static ir_node *get_intrinsic_address(ir_type *method, ir_op *op,
505                                       ir_mode *imode, ir_mode *omode,
506                                       ir_node *block, lower_env_t *env) {
507         symconst_symbol sym;
508         ir_entity *ent;
509         op_mode_entry_t key, *entry;
510
511         key.op    = op;
512         key.imode = imode;
513         key.omode = omode;
514         key.ent   = NULL;
515
516         entry = set_insert(intrinsic_fkt, &key, sizeof(key),
517                                 HASH_PTR(op) ^ HASH_PTR(imode) ^ (HASH_PTR(omode) << 8));
518         if (! entry->ent) {
519                 /* create a new one */
520                 ent = env->params->create_intrinsic(method, op, imode, omode, env->params->ctx);
521
522                 assert(ent && "Intrinsic creator must return an entity");
523                 entry->ent = ent;
524         } else {
525                 ent = entry->ent;
526         }  /* if */
527         sym.entity_p = ent;
528         return new_r_SymConst(current_ir_graph, block, mode_P_code, sym, symconst_addr_ent);
529 }  /* get_intrinsic_address */
530
531 /**
532  * Translate a Div.
533  *
534  * Create an intrinsic Call.
535  */
536 static void lower_Div(ir_node *node, ir_mode *mode, lower_env_t *env) {
537         ir_node  *block, *irn, *call, *proj;
538         ir_node  *in[4];
539         ir_mode  *opmode;
540         dbg_info *dbg;
541         ir_type  *mtp;
542         int      idx;
543         ir_graph *irg;
544         node_entry_t *entry;
545
546         irn   = get_Div_left(node);
547         entry = env->entries[get_irn_idx(irn)];
548         assert(entry);
549
550         if (! entry->low_word) {
551                 /* not ready yet, wait */
552                 pdeq_putr(env->waitq, node);
553                 return;
554         }  /* if */
555
556         in[0] = entry->low_word;
557         in[1] = entry->high_word;
558
559         irn   = get_Div_right(node);
560         entry = env->entries[get_irn_idx(irn)];
561         assert(entry);
562
563         if (! entry->low_word) {
564                 /* not ready yet, wait */
565                 pdeq_putr(env->waitq, node);
566                 return;
567         }  /* if */
568
569         in[2] = entry->low_word;
570         in[3] = entry->high_word;
571
572         dbg   = get_irn_dbg_info(node);
573         block = get_nodes_block(node);
574         irg   = current_ir_graph;
575
576         mtp = mode_is_signed(mode) ? binop_tp_s : binop_tp_u;
577         opmode = get_irn_op_mode(node);
578         irn = get_intrinsic_address(mtp, get_irn_op(node), opmode, opmode, block, env);
579         call = new_rd_Call(dbg, irg, block, get_Div_mem(node),
580                 irn, 4, in, mtp);
581         set_irn_pinned(call, get_irn_pinned(node));
582         irn = new_r_Proj(irg, block, call, mode_T, pn_Call_T_result);
583
584         for (proj = get_irn_link(node); proj; proj = get_irn_link(proj)) {
585                 switch (get_Proj_proj(proj)) {
586                 case pn_Div_M:         /* Memory result. */
587                         /* reroute to the call */
588                         set_Proj_pred(proj, call);
589                         set_Proj_proj(proj, pn_Call_M_except);
590                         break;
591                 case pn_Div_X_except:  /* Execution result if exception occurred. */
592                         /* reroute to the call */
593                         set_Proj_pred(proj, call);
594                         set_Proj_proj(proj, pn_Call_X_except);
595                         break;
596                 case pn_Div_res:       /* Result of computation. */
597                         idx = get_irn_idx(proj);
598                         assert(idx < env->n_entries);
599                         env->entries[idx]->low_word  = new_r_Proj(current_ir_graph, block, irn, env->params->low_unsigned, 0);
600                         env->entries[idx]->high_word = new_r_Proj(current_ir_graph, block, irn, mode,                      1);
601                         break;
602                 default:
603                         assert(0 && "unexpected Proj number");
604                 }  /* switch */
605                 /* mark this proj: we have handled it already, otherwise we might fall into
606                  * out new nodes. */
607                 mark_irn_visited(proj);
608         }  /* for */
609 }  /* lower_Div */
610
611 /**
612  * Translate a Mod.
613  *
614  * Create an intrinsic Call.
615  */
616 static void lower_Mod(ir_node *node, ir_mode *mode, lower_env_t *env) {
617         ir_node  *block, *proj, *irn, *call;
618         ir_node  *in[4];
619         ir_mode  *opmode;
620         dbg_info *dbg;
621         ir_type  *mtp;
622         int      idx;
623         ir_graph *irg;
624         node_entry_t *entry;
625
626         irn   = get_Mod_left(node);
627         entry = env->entries[get_irn_idx(irn)];
628         assert(entry);
629
630         if (! entry->low_word) {
631                 /* not ready yet, wait */
632                 pdeq_putr(env->waitq, node);
633                 return;
634         }  /* if */
635
636         in[0] = entry->low_word;
637         in[1] = entry->high_word;
638
639         irn   = get_Mod_right(node);
640         entry = env->entries[get_irn_idx(irn)];
641         assert(entry);
642
643         if (! entry->low_word) {
644                 /* not ready yet, wait */
645                 pdeq_putr(env->waitq, node);
646                 return;
647         }  /* if */
648
649         in[2] = entry->low_word;
650         in[3] = entry->high_word;
651
652         dbg   = get_irn_dbg_info(node);
653         block = get_nodes_block(node);
654         irg   = current_ir_graph;
655
656         mtp = mode_is_signed(mode) ? binop_tp_s : binop_tp_u;
657         opmode = get_irn_op_mode(node);
658         irn = get_intrinsic_address(mtp, get_irn_op(node), opmode, opmode, block, env);
659         call = new_rd_Call(dbg, irg, block, get_Mod_mem(node),
660                 irn, 4, in, mtp);
661         set_irn_pinned(call, get_irn_pinned(node));
662         irn = new_r_Proj(irg, block, call, mode_T, pn_Call_T_result);
663
664         for (proj = get_irn_link(node); proj; proj = get_irn_link(proj)) {
665                 switch (get_Proj_proj(proj)) {
666                 case pn_Mod_M:         /* Memory result. */
667                         /* reroute to the call */
668                         set_Proj_pred(proj, call);
669                         set_Proj_proj(proj, pn_Call_M_except);
670                         break;
671                 case pn_Mod_X_except:  /* Execution result if exception occurred. */
672                         /* reroute to the call */
673                         set_Proj_pred(proj, call);
674                         set_Proj_proj(proj, pn_Call_X_except);
675                         break;
676                 case pn_Mod_res:       /* Result of computation. */
677                         idx = get_irn_idx(proj);
678                         assert(idx < env->n_entries);
679                         env->entries[idx]->low_word  = new_r_Proj(irg, block, irn, env->params->low_unsigned, 0);
680                         env->entries[idx]->high_word = new_r_Proj(irg, block, irn, mode,                      1);
681                         break;
682                 default:
683                         assert(0 && "unexpected Proj number");
684                 }  /* switch */
685                 /* mark this proj: we have handled it already, otherwise we might fall into
686                  * out new nodes. */
687                 mark_irn_visited(proj);
688         }  /* for */
689 }  /* lower_Mod */
690
691 /**
692  * Translate a DivMod.
693  *
694  * Create two intrinsic Calls.
695  */
696 static void lower_DivMod(ir_node *node, ir_mode *mode, lower_env_t *env) {
697         ir_node  *block, *proj, *irn, *mem, *callDiv, *callMod;
698         ir_node  *resDiv = NULL;
699         ir_node  *resMod = NULL;
700         ir_node  *in[4];
701         ir_mode  *opmode;
702         dbg_info *dbg;
703         ir_type  *mtp;
704         int      idx;
705         node_entry_t *entry;
706         unsigned flags = 0;
707         ir_graph *irg;
708
709         /* check if both results are needed */
710         for (proj = get_irn_link(node); proj; proj = get_irn_link(proj)) {
711                 switch (get_Proj_proj(proj)) {
712                 case pn_DivMod_res_div: flags |= 1; break;
713                 case pn_DivMod_res_mod: flags |= 2; break;
714                 default: break;
715                 }  /* switch */
716         }  /* for */
717
718         irn   = get_DivMod_left(node);
719         entry = env->entries[get_irn_idx(irn)];
720         assert(entry);
721
722         if (! entry->low_word) {
723                 /* not ready yet, wait */
724                 pdeq_putr(env->waitq, node);
725                 return;
726         }  /* if */
727
728         in[0] = entry->low_word;
729         in[1] = entry->high_word;
730
731         irn   = get_DivMod_right(node);
732         entry = env->entries[get_irn_idx(irn)];
733         assert(entry);
734
735         if (! entry->low_word) {
736                 /* not ready yet, wait */
737                 pdeq_putr(env->waitq, node);
738                 return;
739         }  /* if */
740
741         in[2] = entry->low_word;
742         in[3] = entry->high_word;
743
744         dbg   = get_irn_dbg_info(node);
745         block = get_nodes_block(node);
746         irg   = current_ir_graph;
747
748         mem = get_DivMod_mem(node);
749
750         callDiv = callMod = NULL;
751         mtp = mode_is_signed(mode) ? binop_tp_s : binop_tp_u;
752         if (flags & 1) {
753                 opmode = get_irn_op_mode(node);
754                 irn = get_intrinsic_address(mtp, op_Div, opmode, opmode, block, env);
755                 callDiv = new_rd_Call(dbg, irg, block, mem,
756                         irn, 4, in, mtp);
757                 set_irn_pinned(callDiv, get_irn_pinned(node));
758                 resDiv = new_r_Proj(irg, block, callDiv, mode_T, pn_Call_T_result);
759         }  /* if */
760         if (flags & 2) {
761                 if (flags & 1)
762                         mem = new_r_Proj(irg, block, callDiv, mode_M, pn_Call_M);
763                 opmode = get_irn_op_mode(node);
764                 irn = get_intrinsic_address(mtp, op_Mod, opmode, opmode, block, env);
765                 callMod = new_rd_Call(dbg, irg, block, mem,
766                         irn, 4, in, mtp);
767                 set_irn_pinned(callMod, get_irn_pinned(node));
768                 resMod = new_r_Proj(irg, block, callMod, mode_T, pn_Call_T_result);
769         }  /* if */
770
771         for (proj = get_irn_link(node); proj; proj = get_irn_link(proj)) {
772                 switch (get_Proj_proj(proj)) {
773                 case pn_DivMod_M:         /* Memory result. */
774                         /* reroute to the first call */
775                         set_Proj_pred(proj, callDiv ? callDiv : (callMod ? callMod : mem));
776                         set_Proj_proj(proj, pn_Call_M_except);
777                         break;
778                 case pn_DivMod_X_except:  /* Execution result if exception occurred. */
779                         /* reroute to the first call */
780                         set_Proj_pred(proj, callDiv ? callDiv : (callMod ? callMod : mem));
781                         set_Proj_proj(proj, pn_Call_X_except);
782                         break;
783                 case pn_DivMod_res_div:   /* Result of Div. */
784                         idx = get_irn_idx(proj);
785                         assert(idx < env->n_entries);
786                         env->entries[idx]->low_word  = new_r_Proj(irg, block, resDiv, env->params->low_unsigned, 0);
787                         env->entries[idx]->high_word = new_r_Proj(irg, block, resDiv, mode,                      1);
788                         break;
789                 case pn_DivMod_res_mod:   /* Result of Mod. */
790                         idx = get_irn_idx(proj);
791                         env->entries[idx]->low_word  = new_r_Proj(irg, block, resMod, env->params->low_unsigned, 0);
792                         env->entries[idx]->high_word = new_r_Proj(irg, block, resMod, mode,                      1);
793                         break;
794                 default:
795                         assert(0 && "unexpected Proj number");
796                 }  /* switch */
797                 /* mark this proj: we have handled it already, otherwise we might fall into
798                  * out new nodes. */
799                 mark_irn_visited(proj);
800         }  /* for */
801 }  /* lower_DivMod */
802
803 /**
804  * Translate a Binop.
805  *
806  * Create an intrinsic Call.
807  */
808 static void lower_Binop(ir_node *node, ir_mode *mode, lower_env_t *env) {
809         ir_node  *block, *irn;
810         ir_node  *in[4];
811         dbg_info *dbg;
812         ir_type  *mtp;
813         int      idx;
814         ir_graph *irg;
815         node_entry_t *entry;
816
817         irn   = get_binop_left(node);
818         entry = env->entries[get_irn_idx(irn)];
819         assert(entry);
820
821         if (! entry->low_word) {
822                 /* not ready yet, wait */
823                 pdeq_putr(env->waitq, node);
824                 return;
825         }  /* if */
826
827         in[0] = entry->low_word;
828         in[1] = entry->high_word;
829
830         irn   = get_binop_right(node);
831         entry = env->entries[get_irn_idx(irn)];
832         assert(entry);
833
834         if (! entry->low_word) {
835                 /* not ready yet, wait */
836                 pdeq_putr(env->waitq, node);
837                 return;
838         }  /* if */
839
840         in[2] = entry->low_word;
841         in[3] = entry->high_word;
842
843         dbg   = get_irn_dbg_info(node);
844         block = get_nodes_block(node);
845         irg   = current_ir_graph;
846
847         mtp = mode_is_signed(mode) ? binop_tp_s : binop_tp_u;
848         irn = get_intrinsic_address(mtp, get_irn_op(node), mode, mode, block, env);
849         irn = new_rd_Call(dbg, irg, block, get_irg_no_mem(current_ir_graph),
850                 irn, 4, in, mtp);
851         set_irn_pinned(irn, get_irn_pinned(node));
852         irn = new_r_Proj(irg, block, irn, mode_T, pn_Call_T_result);
853
854         idx = get_irn_idx(node);
855         assert(idx < env->n_entries);
856         env->entries[idx]->low_word  = new_r_Proj(irg, block, irn, env->params->low_unsigned, 0);
857         env->entries[idx]->high_word = new_r_Proj(irg, block, irn, mode,                      1);
858 }  /* lower_Binop */
859
860 /**
861  * Translate a Shiftop.
862  *
863  * Create an intrinsic Call.
864  */
865 static void lower_Shiftop(ir_node *node, ir_mode *mode, lower_env_t *env) {
866         ir_node  *block, *irn;
867         ir_node  *in[3];
868         dbg_info *dbg;
869         ir_type  *mtp;
870         int      idx;
871         ir_graph *irg;
872         node_entry_t *entry;
873
874         irn   = get_binop_left(node);
875         entry = env->entries[get_irn_idx(irn)];
876         assert(entry);
877
878         if (! entry->low_word) {
879                 /* not ready yet, wait */
880                 pdeq_putr(env->waitq, node);
881                 return;
882         }  /* if */
883
884         in[0] = entry->low_word;
885         in[1] = entry->high_word;
886
887         /* The shift count is always mode_Iu in firm, so there is no need for lowering */
888         in[2] = get_binop_right(node);
889
890         dbg   = get_irn_dbg_info(node);
891         block = get_nodes_block(node);
892         irg  = current_ir_graph;
893
894         mtp = mode_is_signed(mode) ? shiftop_tp_s : shiftop_tp_u;
895         irn = get_intrinsic_address(mtp, get_irn_op(node), mode, mode, block, env);
896         irn = new_rd_Call(dbg, irg, block, get_irg_no_mem(current_ir_graph),
897                 irn, 3, in, mtp);
898         set_irn_pinned(irn, get_irn_pinned(node));
899         irn = new_r_Proj(irg, block, irn, mode_T, pn_Call_T_result);
900
901         idx = get_irn_idx(node);
902         assert(idx < env->n_entries);
903         env->entries[idx]->low_word  = new_r_Proj(irg, block, irn, env->params->low_unsigned, 0);
904         env->entries[idx]->high_word = new_r_Proj(irg, block, irn, mode,                      1);
905 }  /* lower_Shiftop */
906
907 /**
908  * Translate a Shr and handle special cases.
909  */
910 static void lower_Shr(ir_node *node, ir_mode *mode, lower_env_t *env) {
911         ir_node  *right = get_Shr_right(node);
912         ir_graph *irg = current_ir_graph;
913
914         if (get_mode_arithmetic(mode) == irma_twos_complement && is_Const(right)) {
915                 tarval *tv = get_Const_tarval(right);
916
917                 if (tarval_is_long(tv) &&
918                         get_tarval_long(tv) >= get_mode_size_bits(mode)) {
919                         ir_node *block = get_nodes_block(node);
920                         ir_node *left = get_Shr_left(node);
921                         ir_node *c;
922                         long shf_cnt = get_tarval_long(tv) - get_mode_size_bits(mode);
923                         int idx = get_irn_idx(left);
924
925                         left = env->entries[idx]->high_word;
926                         idx = get_irn_idx(node);
927
928                         if (shf_cnt > 0) {
929                                 c = new_r_Const_long(irg, block, mode_Iu, shf_cnt);
930                                 env->entries[idx]->low_word = new_r_Shr(irg, block, left, c, mode);
931                         } else {
932                                 env->entries[idx]->low_word = left;
933                         }  /* if */
934                         env->entries[idx]->high_word = new_r_Const(irg, block, mode, get_mode_null(mode));
935
936                         return;
937                 }  /* if */
938         }  /* if */
939         lower_Shiftop(node, mode, env);
940 }  /* lower_Shr */
941
942 /**
943  * Translate a Shl and handle special cases.
944  */
945 static void lower_Shl(ir_node *node, ir_mode *mode, lower_env_t *env) {
946         ir_node  *right = get_Shl_right(node);
947         ir_graph *irg = current_ir_graph;
948
949         if (get_mode_arithmetic(mode) == irma_twos_complement && is_Const(right)) {
950                 tarval *tv = get_Const_tarval(right);
951
952                 if (tarval_is_long(tv) &&
953                         get_tarval_long(tv) >= get_mode_size_bits(mode)) {
954                         ir_mode *mode_l;
955                         ir_node *block = get_nodes_block(node);
956                         ir_node *left = get_Shl_left(node);
957                         ir_node *c;
958                         long shf_cnt = get_tarval_long(tv) - get_mode_size_bits(mode);
959                         int idx = get_irn_idx(left);
960
961                         left = new_r_Conv(irg, block, env->entries[idx]->low_word, mode);
962                         idx = get_irn_idx(node);
963
964                         if (shf_cnt > 0) {
965                                 c = new_r_Const_long(irg, block, mode_Iu, shf_cnt);
966                                 env->entries[idx]->high_word = new_r_Shl(irg, block, left, c, mode);
967                         } else {
968                                 env->entries[idx]->high_word = left;
969                         }  /* if */
970                         mode_l = env->params->low_unsigned;
971                         env->entries[idx]->low_word  = new_r_Const(irg, block, mode_l, get_mode_null(mode_l));
972
973                         return;
974                 }  /* if */
975         }  /* if */
976         lower_Shiftop(node, mode, env);
977 }  /* lower_Shl */
978
979 /**
980  * Translate a Shrs and handle special cases.
981  */
982 static void lower_Shrs(ir_node *node, ir_mode *mode, lower_env_t *env) {
983         ir_node  *right = get_Shrs_right(node);
984         ir_graph *irg = current_ir_graph;
985
986         if (get_mode_arithmetic(mode) == irma_twos_complement && is_Const(right)) {
987                 tarval *tv = get_Const_tarval(right);
988
989                 if (tarval_is_long(tv) &&
990                         get_tarval_long(tv) >= get_mode_size_bits(mode)) {
991                         ir_node *block = get_nodes_block(node);
992                         ir_node *left = get_Shrs_left(node);
993                         long shf_cnt = get_tarval_long(tv) - get_mode_size_bits(mode);
994                         ir_node *c;
995                         int idx = get_irn_idx(left);
996
997                         left = env->entries[idx]->high_word;
998                         idx = get_irn_idx(node);
999
1000                         if (shf_cnt > 0) {
1001                                 c = new_r_Const_long(irg, block, mode_Iu, shf_cnt);
1002                                 env->entries[idx]->low_word = new_r_Shrs(irg, block, left, c, mode);
1003                         } else {
1004                                 env->entries[idx]->low_word = left;
1005                         }  /* if */
1006                         c = new_r_Const_long(irg, block, mode_Iu, get_mode_size_bits(mode) - 1);
1007                         env->entries[idx]->high_word = new_r_Shrs(irg, block, left, c, mode);
1008
1009                         return;
1010                 }  /* if */
1011         }  /* if */
1012         lower_Shiftop(node, mode, env);
1013 }  /* lower_Shrs */
1014
1015 /**
1016  * Translate a Rot and handle special cases.
1017  */
1018 static void lower_Rot(ir_node *node, ir_mode *mode, lower_env_t *env) {
1019         ir_node  *right = get_Rot_right(node);
1020
1021         if (get_mode_arithmetic(mode) == irma_twos_complement && is_Const(right)) {
1022                 tarval *tv = get_Const_tarval(right);
1023
1024                 if (tarval_is_long(tv) &&
1025                         get_tarval_long(tv) == get_mode_size_bits(mode)) {
1026                         ir_node *left = get_Rot_left(node);
1027                         ir_node *h, *l;
1028                         int idx = get_irn_idx(left);
1029
1030                         l = env->entries[idx]->low_word;
1031                         h = env->entries[idx]->high_word;
1032                         idx = get_irn_idx(node);
1033
1034                         env->entries[idx]->low_word  = h;
1035                         env->entries[idx]->high_word = l;
1036
1037                         return;
1038                 }  /* if */
1039         }  /* if */
1040         lower_Shiftop(node, mode, env);
1041 }  /* lower_Rot */
1042
1043 /**
1044  * Translate an Unop.
1045  *
1046  * Create an intrinsic Call.
1047  */
1048 static void lower_Unop(ir_node *node, ir_mode *mode, lower_env_t *env) {
1049         ir_node  *block, *irn;
1050         ir_node  *in[2];
1051         dbg_info *dbg;
1052         ir_type  *mtp;
1053         int      idx;
1054         ir_graph *irg;
1055         node_entry_t *entry;
1056
1057         irn   = get_unop_op(node);
1058         entry = env->entries[get_irn_idx(irn)];
1059         assert(entry);
1060
1061         if (! entry->low_word) {
1062                 /* not ready yet, wait */
1063                 pdeq_putr(env->waitq, node);
1064                 return;
1065         }  /* if */
1066
1067         in[0] = entry->low_word;
1068         in[1] = entry->high_word;
1069
1070         dbg   = get_irn_dbg_info(node);
1071         block = get_nodes_block(node);
1072         irg   = current_ir_graph;
1073
1074         mtp = mode_is_signed(mode) ? unop_tp_s : unop_tp_u;
1075         irn = get_intrinsic_address(mtp, get_irn_op(node), mode, mode, block, env);
1076         irn = new_rd_Call(dbg, irg, block, get_irg_no_mem(current_ir_graph),
1077                 irn, 2, in, mtp);
1078         set_irn_pinned(irn, get_irn_pinned(node));
1079         irn = new_r_Proj(irg, block, irn, mode_T, pn_Call_T_result);
1080
1081         idx = get_irn_idx(node);
1082         assert(idx < env->n_entries);
1083         env->entries[idx]->low_word  = new_r_Proj(irg, block, irn, env->params->low_unsigned, 0);
1084         env->entries[idx]->high_word = new_r_Proj(irg, block, irn, mode,                      1);
1085 }  /* lower_Unop */
1086
1087 /**
1088  * Translate a logical Binop.
1089  *
1090  * Create two logical Binops.
1091  */
1092 static void lower_Binop_logical(ir_node *node, ir_mode *mode, lower_env_t *env,
1093                                                                 ir_node *(*constr_rd)(dbg_info *db, ir_graph *irg, ir_node *block, ir_node *op1, ir_node *op2, ir_mode *mode) ) {
1094         ir_node  *block, *irn;
1095         ir_node  *lop_l, *lop_h, *rop_l, *rop_h;
1096         dbg_info *dbg;
1097         int      idx;
1098         ir_graph *irg;
1099         node_entry_t *entry;
1100
1101         irn   = get_binop_left(node);
1102         entry = env->entries[get_irn_idx(irn)];
1103         assert(entry);
1104
1105         if (! entry->low_word) {
1106                 /* not ready yet, wait */
1107                 pdeq_putr(env->waitq, node);
1108                 return;
1109         }  /* if */
1110
1111         lop_l = entry->low_word;
1112         lop_h = entry->high_word;
1113
1114         irn   = get_binop_right(node);
1115         entry = env->entries[get_irn_idx(irn)];
1116         assert(entry);
1117
1118         if (! entry->low_word) {
1119                 /* not ready yet, wait */
1120                 pdeq_putr(env->waitq, node);
1121                 return;
1122         }  /* if */
1123
1124         rop_l = entry->low_word;
1125         rop_h = entry->high_word;
1126
1127         dbg = get_irn_dbg_info(node);
1128         block = get_nodes_block(node);
1129
1130         idx = get_irn_idx(node);
1131         assert(idx < env->n_entries);
1132         irg = current_ir_graph;
1133         env->entries[idx]->low_word  = constr_rd(dbg, irg, block, lop_l, rop_l, env->params->low_unsigned);
1134         env->entries[idx]->high_word = constr_rd(dbg, irg, block, lop_h, rop_h, mode);
1135 }  /* lower_Binop_logical */
1136
1137 /** create a logical operation tranformation */
1138 #define lower_logical(op)                                                \
1139 static void lower_##op(ir_node *node, ir_mode *mode, lower_env_t *env) { \
1140         lower_Binop_logical(node, mode, env, new_rd_##op);                   \
1141 }
1142
1143 lower_logical(And)
1144 lower_logical(Or)
1145 lower_logical(Eor)
1146
1147 /**
1148  * Translate a Not.
1149  *
1150  * Create two logical Nots.
1151  */
1152 static void lower_Not(ir_node *node, ir_mode *mode, lower_env_t *env) {
1153         ir_node  *block, *irn;
1154         ir_node  *op_l, *op_h;
1155         dbg_info *dbg;
1156         int      idx;
1157         ir_graph *irg;
1158         node_entry_t *entry;
1159
1160         irn   = get_Not_op(node);
1161         entry = env->entries[get_irn_idx(irn)];
1162         assert(entry);
1163
1164         if (! entry->low_word) {
1165                 /* not ready yet, wait */
1166                 pdeq_putr(env->waitq, node);
1167                 return;
1168         }  /* if */
1169
1170         op_l = entry->low_word;
1171         op_h = entry->high_word;
1172
1173         dbg   = get_irn_dbg_info(node);
1174         block = get_nodes_block(node);
1175         irg   = current_ir_graph;
1176
1177         idx = get_irn_idx(node);
1178         assert(idx < env->n_entries);
1179         env->entries[idx]->low_word  = new_rd_Not(dbg, current_ir_graph, block, op_l, env->params->low_unsigned);
1180         env->entries[idx]->high_word = new_rd_Not(dbg, current_ir_graph, block, op_h, mode);
1181 }  /* lower_Not */
1182
1183 /**
1184  * Translate a Cond.
1185  */
1186 static void lower_Cond(ir_node *node, ir_mode *mode, lower_env_t *env) {
1187         ir_node *cmp, *left, *right, *block;
1188         ir_node *sel = get_Cond_selector(node);
1189         ir_mode *m = get_irn_mode(sel);
1190         int     idx;
1191         (void) mode;
1192
1193         if (m == mode_b) {
1194                 node_entry_t *lentry, *rentry;
1195                 ir_node  *proj, *projT = NULL, *projF = NULL;
1196                 ir_node  *new_bl, *cmpH, *cmpL, *irn;
1197                 ir_node  *projHF, *projHT;
1198                 ir_node  *dst_blk;
1199                 ir_graph *irg;
1200                 pn_Cmp   pnc;
1201                 dbg_info *dbg;
1202
1203                 if(!is_Proj(sel))
1204                         return;
1205
1206                 cmp   = get_Proj_pred(sel);
1207                 if(!is_Cmp(cmp))
1208                         return;
1209
1210                 left  = get_Cmp_left(cmp);
1211                 idx   = get_irn_idx(left);
1212                 lentry = env->entries[idx];
1213
1214                 if (! lentry) {
1215                         /* a normal Cmp */
1216                         return;
1217                 }  /* if */
1218
1219                 right = get_Cmp_right(cmp);
1220                 idx   = get_irn_idx(right);
1221                 rentry = env->entries[idx];
1222                 assert(rentry);
1223
1224                 if (! lentry->low_word || !rentry->low_word) {
1225                         /* not yet ready */
1226                         pdeq_putr(env->waitq, node);
1227                         return;
1228                 }  /* if */
1229
1230                 /* all right, build the code */
1231                 for (proj = get_irn_link(node); proj; proj = get_irn_link(proj)) {
1232                         long proj_nr = get_Proj_proj(proj);
1233
1234                         if (proj_nr == pn_Cond_true) {
1235                                 assert(projT == NULL && "more than one Proj(true)");
1236                                 projT = proj;
1237                         } else {
1238                                 assert(proj_nr == pn_Cond_false);
1239                                 assert(projF == NULL && "more than one Proj(false)");
1240                                 projF = proj;
1241                         }  /* if */
1242                         mark_irn_visited(proj);
1243                 }  /* for */
1244                 assert(projT && projF);
1245
1246                 /* create a new high compare */
1247                 block = get_nodes_block(cmp);
1248                 dbg   = get_irn_dbg_info(cmp);
1249                 irg   = current_ir_graph;
1250                 pnc   = get_Proj_proj(sel);
1251
1252                 if (is_Const(right) && is_Const_null(right)) {
1253                         if (pnc == pn_Cmp_Eq || pnc == pn_Cmp_Lg) {
1254                                 /* x ==/!= 0 ==> or(low,high) ==/!= 0 */
1255                                 ir_mode *mode = env->params->low_unsigned;
1256                                 ir_node *low  = new_r_Conv(irg, block, lentry->low_word, mode);
1257                                 ir_node *high = new_r_Conv(irg, block, lentry->high_word, mode);
1258                                 ir_node *or   = new_rd_Or(dbg, irg, block, low, high, mode);
1259                                 ir_node *cmp  = new_rd_Cmp(dbg, irg, block, or, new_Const_long(mode, 0));
1260
1261                                 ir_node *proj = new_r_Proj(irg, block, cmp, mode_b, pnc);
1262                                 exchange(sel, proj);
1263                                 return;
1264                         }
1265                 }
1266
1267                 cmpH = new_rd_Cmp(dbg, irg, block, lentry->high_word, rentry->high_word);
1268
1269                 if (pnc == pn_Cmp_Eq) {
1270                         /* simple case:a == b <==> a_h == b_h && a_l == b_l */
1271                         pmap_entry *entry = pmap_find(env->proj_2_block, projF);
1272
1273                         assert(entry);
1274                         dst_blk = entry->value;
1275
1276                         irn = new_r_Proj(irg, block, cmpH, mode_b, pn_Cmp_Eq);
1277                         dbg = get_irn_dbg_info(node);
1278                         irn = new_rd_Cond(dbg, irg, block, irn);
1279
1280                         projHF = new_r_Proj(irg, block, irn, mode_X, pn_Cond_false);
1281                         mark_irn_visited(projHF);
1282                         exchange(projF, projHF);
1283
1284                         projHT = new_r_Proj(irg, block, irn, mode_X, pn_Cond_true);
1285                         mark_irn_visited(projHT);
1286
1287                         new_bl = new_r_Block(irg, 1, &projHT);
1288
1289                         dbg   = get_irn_dbg_info(cmp);
1290                         cmpL = new_rd_Cmp(dbg, irg, new_bl, lentry->low_word, rentry->low_word);
1291                         irn = new_r_Proj(irg, new_bl, cmpL, mode_b, pn_Cmp_Eq);
1292                         dbg = get_irn_dbg_info(node);
1293                         irn = new_rd_Cond(dbg, irg, new_bl, irn);
1294
1295                         proj = new_r_Proj(irg, new_bl, irn, mode_X, pn_Cond_false);
1296                         mark_irn_visited(proj);
1297                         add_block_cf_input(dst_blk, projHF, proj);
1298
1299                         proj = new_r_Proj(irg, new_bl, irn, mode_X, pn_Cond_true);
1300                         mark_irn_visited(proj);
1301                         exchange(projT, proj);
1302                 } else if (pnc == pn_Cmp_Lg) {
1303                         /* simple case:a != b <==> a_h != b_h || a_l != b_l */
1304                         pmap_entry *entry = pmap_find(env->proj_2_block, projT);
1305
1306                         assert(entry);
1307                         dst_blk = entry->value;
1308
1309                         irn = new_r_Proj(irg, block, cmpH, mode_b, pn_Cmp_Lg);
1310                         dbg = get_irn_dbg_info(node);
1311                         irn = new_rd_Cond(dbg, irg, block, irn);
1312
1313                         projHT = new_r_Proj(irg, block, irn, mode_X, pn_Cond_true);
1314                         mark_irn_visited(projHT);
1315                         exchange(projT, projHT);
1316
1317                         projHF = new_r_Proj(irg, block, irn, mode_X, pn_Cond_false);
1318                         mark_irn_visited(projHF);
1319
1320                         new_bl = new_r_Block(irg, 1, &projHF);
1321
1322                         dbg   = get_irn_dbg_info(cmp);
1323                         cmpL = new_rd_Cmp(dbg, irg, new_bl, lentry->low_word, rentry->low_word);
1324                         irn = new_r_Proj(irg, new_bl, cmpL, mode_b, pn_Cmp_Lg);
1325                         dbg = get_irn_dbg_info(node);
1326                         irn = new_rd_Cond(dbg, irg, new_bl, irn);
1327
1328                         proj = new_r_Proj(irg, new_bl, irn, mode_X, pn_Cond_true);
1329                         mark_irn_visited(proj);
1330                         add_block_cf_input(dst_blk, projHT, proj);
1331
1332                         proj = new_r_Proj(irg, new_bl, irn, mode_X, pn_Cond_false);
1333                         mark_irn_visited(proj);
1334                         exchange(projF, proj);
1335                 } else {
1336                         /* a rel b <==> a_h REL b_h || (a_h == b_h && a_l rel b_l) */
1337                         ir_node *dstT, *dstF, *newbl_eq, *newbl_l;
1338                         pmap_entry *entry;
1339
1340                         entry = pmap_find(env->proj_2_block, projT);
1341                         assert(entry);
1342                         dstT = entry->value;
1343
1344                         entry = pmap_find(env->proj_2_block, projF);
1345                         assert(entry);
1346                         dstF = entry->value;
1347
1348                         irn = new_r_Proj(irg, block, cmpH, mode_b, pnc & ~pn_Cmp_Eq);
1349                         dbg = get_irn_dbg_info(node);
1350                         irn = new_rd_Cond(dbg, irg, block, irn);
1351
1352                         projHT = new_r_Proj(irg, block, irn, mode_X, pn_Cond_true);
1353                         mark_irn_visited(projHT);
1354                         exchange(projT, projHT);
1355                         projT = projHT;
1356
1357                         projHF = new_r_Proj(irg, block, irn, mode_X, pn_Cond_false);
1358                         mark_irn_visited(projHF);
1359
1360                         newbl_eq = new_r_Block(irg, 1, &projHF);
1361
1362                         irn = new_r_Proj(irg, newbl_eq, cmpH, mode_b, pn_Cmp_Eq);
1363                         irn = new_rd_Cond(dbg, irg, newbl_eq, irn);
1364
1365                         proj = new_r_Proj(irg, newbl_eq, irn, mode_X, pn_Cond_false);
1366                         mark_irn_visited(proj);
1367                         exchange(projF, proj);
1368                         projF = proj;
1369
1370                         proj = new_r_Proj(irg, newbl_eq, irn, mode_X, pn_Cond_true);
1371                         mark_irn_visited(proj);
1372
1373                         newbl_l = new_r_Block(irg, 1, &proj);
1374
1375                         dbg   = get_irn_dbg_info(cmp);
1376                         cmpL = new_rd_Cmp(dbg, irg, newbl_l, lentry->low_word, rentry->low_word);
1377                         irn = new_r_Proj(irg, newbl_l, cmpL, mode_b, pnc);
1378                         dbg = get_irn_dbg_info(node);
1379                         irn = new_rd_Cond(dbg, irg, newbl_l, irn);
1380
1381                         proj = new_r_Proj(irg, newbl_l, irn, mode_X, pn_Cond_true);
1382                         mark_irn_visited(proj);
1383                         add_block_cf_input(dstT, projT, proj);
1384
1385                         proj = new_r_Proj(irg, newbl_l, irn, mode_X, pn_Cond_false);
1386                         mark_irn_visited(proj);
1387                         add_block_cf_input(dstF, projF, proj);
1388                 }  /* if */
1389
1390                 /* we have changed the control flow */
1391                 env->flags |= CF_CHANGED;
1392         } else {
1393                 idx = get_irn_idx(sel);
1394
1395                 if (env->entries[idx]) {
1396                         /*
1397                            Bad, a jump-table with double-word index.
1398                            This should not happen, but if it does we handle
1399                            it like a Conv were between (in other words, ignore
1400                            the high part.
1401                          */
1402
1403                         if (! env->entries[idx]->low_word) {
1404                                 /* not ready yet, wait */
1405                                 pdeq_putr(env->waitq, node);
1406                                 return;
1407                         }  /* if */
1408                         set_Cond_selector(node, env->entries[idx]->low_word);
1409                 }  /* if */
1410         }  /* if */
1411 }  /* lower_Cond */
1412
1413 /**
1414  * Translate a Conv to higher_signed
1415  */
1416 static void lower_Conv_to_Ls(ir_node *node, lower_env_t *env) {
1417         ir_node  *op    = get_Conv_op(node);
1418         ir_mode  *imode = get_irn_mode(op);
1419         ir_mode  *dst_mode_l = env->params->low_unsigned;
1420         ir_mode  *dst_mode_h = env->params->low_signed;
1421         int      idx = get_irn_idx(node);
1422         ir_graph *irg = current_ir_graph;
1423         ir_node  *block = get_nodes_block(node);
1424         dbg_info *dbg = get_irn_dbg_info(node);
1425
1426         assert(idx < env->n_entries);
1427
1428         if (mode_is_int(imode) || mode_is_reference(imode)) {
1429                 if (imode == env->params->high_unsigned) {
1430                         /* a Conv from Lu to Ls */
1431                         int op_idx = get_irn_idx(op);
1432
1433                         if (! env->entries[op_idx]->low_word) {
1434                                 /* not ready yet, wait */
1435                                 pdeq_putr(env->waitq, node);
1436                                 return;
1437                         }  /* if */
1438                         env->entries[idx]->low_word  = new_rd_Conv(dbg, irg, block, env->entries[op_idx]->low_word,  dst_mode_l);
1439                         env->entries[idx]->high_word = new_rd_Conv(dbg, irg, block, env->entries[op_idx]->high_word, dst_mode_h);
1440                 } else {
1441                         /* simple case: create a high word */
1442                         if (imode != dst_mode_l)
1443                                 op = new_rd_Conv(dbg, irg, block, op, dst_mode_l);
1444
1445                         env->entries[idx]->low_word  = op;
1446
1447                         if (mode_is_signed(imode)) {
1448                                 ir_node *op_conv = new_rd_Conv(dbg, irg, block, op, dst_mode_h);
1449                                 env->entries[idx]->high_word = new_rd_Shrs(dbg, irg, block, op_conv,
1450                                         new_Const_long(mode_Iu, get_mode_size_bits(dst_mode_h) - 1), dst_mode_h);
1451                         } else {
1452                                 env->entries[idx]->high_word = new_Const(dst_mode_h, get_mode_null(dst_mode_h));
1453                         }  /* if */
1454                 }  /* if */
1455         } else {
1456                 ir_node *irn, *call;
1457                 ir_mode *omode = env->params->high_signed;
1458                 ir_type *mtp = get_conv_type(imode, omode, env);
1459
1460                 irn = get_intrinsic_address(mtp, get_irn_op(node), imode, omode, block, env);
1461                 call = new_rd_Call(dbg, irg, block, get_irg_no_mem(irg), irn, 1, &op, mtp);
1462                 set_irn_pinned(call, get_irn_pinned(node));
1463                 irn = new_r_Proj(irg, block, call, mode_T, pn_Call_T_result);
1464
1465                 env->entries[idx]->low_word  = new_r_Proj(irg, block, irn, dst_mode_l, 0);
1466                 env->entries[idx]->high_word = new_r_Proj(irg, block, irn, dst_mode_h, 1);
1467         }  /* if */
1468 }  /* lower_Conv_to_Ls */
1469
1470 /**
1471  * Translate a Conv to higher_unsigned
1472  */
1473 static void lower_Conv_to_Lu(ir_node *node, lower_env_t *env) {
1474         ir_node  *op    = get_Conv_op(node);
1475         ir_mode  *imode = get_irn_mode(op);
1476         ir_mode  *dst_mode = env->params->low_unsigned;
1477         int      idx = get_irn_idx(node);
1478         ir_graph *irg = current_ir_graph;
1479         ir_node  *block = get_nodes_block(node);
1480         dbg_info *dbg = get_irn_dbg_info(node);
1481
1482         assert(idx < env->n_entries);
1483
1484         if (mode_is_int(imode) || mode_is_reference(imode)) {
1485                 if (imode == env->params->high_signed) {
1486                         /* a Conv from Ls to Lu */
1487                         int op_idx = get_irn_idx(op);
1488
1489                         if (! env->entries[op_idx]->low_word) {
1490                                 /* not ready yet, wait */
1491                                 pdeq_putr(env->waitq, node);
1492                                 return;
1493                         }  /* if */
1494                         env->entries[idx]->low_word  = new_rd_Conv(dbg, irg, block, env->entries[op_idx]->low_word, dst_mode);
1495                         env->entries[idx]->high_word = new_rd_Conv(dbg, irg, block, env->entries[op_idx]->high_word, dst_mode);
1496                 } else {
1497                         /* simple case: create a high word */
1498                         if (imode != dst_mode)
1499                                 op = new_rd_Conv(dbg, irg, block, op, dst_mode);
1500
1501                         env->entries[idx]->low_word  = op;
1502
1503                         if (mode_is_signed(imode)) {
1504                                 env->entries[idx]->high_word = new_rd_Shrs(dbg, irg, block, op,
1505                                         new_Const_long(mode_Iu, get_mode_size_bits(dst_mode) - 1), dst_mode);
1506                         } else {
1507                                 env->entries[idx]->high_word = new_Const(dst_mode, get_mode_null(dst_mode));
1508                         }  /* if */
1509                 }  /* if */
1510         } else {
1511                 ir_node *irn, *call;
1512                 ir_mode *omode = env->params->high_unsigned;
1513                 ir_type *mtp = get_conv_type(imode, omode, env);
1514
1515                 /* do an intrinsic call */
1516                 irn = get_intrinsic_address(mtp, get_irn_op(node), imode, omode, block, env);
1517                 call = new_rd_Call(dbg, irg, block, get_irg_no_mem(irg), irn, 1, &op, mtp);
1518                 set_irn_pinned(call, get_irn_pinned(node));
1519                 irn = new_r_Proj(irg, block, call, mode_T, pn_Call_T_result);
1520
1521                 env->entries[idx]->low_word  = new_r_Proj(irg, block, irn, dst_mode, 0);
1522                 env->entries[idx]->high_word = new_r_Proj(irg, block, irn, dst_mode, 1);
1523         }  /* if */
1524 }  /* lower_Conv_to_Lu */
1525
1526 /**
1527  * Translate a Conv from higher_signed
1528  */
1529 static void lower_Conv_from_Ls(ir_node *node, lower_env_t *env) {
1530         ir_node  *op    = get_Conv_op(node);
1531         ir_mode  *omode = get_irn_mode(node);
1532         ir_node  *block = get_nodes_block(node);
1533         dbg_info *dbg = get_irn_dbg_info(node);
1534         int      idx = get_irn_idx(op);
1535         ir_graph *irg = current_ir_graph;
1536
1537         assert(idx < env->n_entries);
1538
1539         if (! env->entries[idx]->low_word) {
1540                 /* not ready yet, wait */
1541                 pdeq_putr(env->waitq, node);
1542                 return;
1543         }  /* if */
1544
1545         if (mode_is_int(omode) || mode_is_reference(omode)) {
1546                 op = env->entries[idx]->low_word;
1547
1548                 /* simple case: create a high word */
1549                 if (omode != env->params->low_signed)
1550                         op = new_rd_Conv(dbg, irg, block, op, omode);
1551
1552                 set_Conv_op(node, op);
1553         } else {
1554                 ir_node *irn, *call, *in[2];
1555                 ir_mode *imode = env->params->high_signed;
1556                 ir_type *mtp = get_conv_type(imode, omode, env);
1557
1558                 irn = get_intrinsic_address(mtp, get_irn_op(node), imode, omode, block, env);
1559                 in[0] = env->entries[idx]->low_word;
1560                 in[1] = env->entries[idx]->high_word;
1561
1562                 call = new_rd_Call(dbg, irg, block, get_irg_no_mem(irg), irn, 2, in, mtp);
1563                 set_irn_pinned(call, get_irn_pinned(node));
1564                 irn = new_r_Proj(irg, block, call, mode_T, pn_Call_T_result);
1565
1566                 exchange(node, new_r_Proj(irg, block, irn, omode, 0));
1567         }  /* if */
1568 }  /* lower_Conv_from_Ls */
1569
1570 /**
1571  * Translate a Conv from higher_unsigned
1572  */
1573 static void lower_Conv_from_Lu(ir_node *node, lower_env_t *env) {
1574         ir_node  *op    = get_Conv_op(node);
1575         ir_mode  *omode = get_irn_mode(node);
1576         ir_node  *block = get_nodes_block(node);
1577         dbg_info *dbg = get_irn_dbg_info(node);
1578         int      idx = get_irn_idx(op);
1579         ir_graph *irg = current_ir_graph;
1580
1581         assert(idx < env->n_entries);
1582
1583         if (! env->entries[idx]->low_word) {
1584                 /* not ready yet, wait */
1585                 pdeq_putr(env->waitq, node);
1586                 return;
1587         }  /* if */
1588
1589         if (mode_is_int(omode) || mode_is_reference(omode)) {
1590                 op = env->entries[idx]->low_word;
1591
1592                 /* simple case: create a high word */
1593                 if (omode != env->params->low_unsigned)
1594                         op = new_rd_Conv(dbg, irg, block, op, omode);
1595
1596                 set_Conv_op(node, op);
1597         } else {
1598                 ir_node *irn, *call, *in[2];
1599                 ir_mode *imode = env->params->high_unsigned;
1600                 ir_type *mtp = get_conv_type(imode, omode, env);
1601
1602                 irn = get_intrinsic_address(mtp, get_irn_op(node), imode, omode, block, env);
1603                 in[0] = env->entries[idx]->low_word;
1604                 in[1] = env->entries[idx]->high_word;
1605
1606                 call = new_rd_Call(dbg, irg, block, get_irg_no_mem(irg), irn, 2, in, mtp);
1607                 set_irn_pinned(call, get_irn_pinned(node));
1608                 irn = new_r_Proj(irg, block, call, mode_T, pn_Call_T_result);
1609
1610                 exchange(node, new_r_Proj(irg, block, irn, omode, 0));
1611         }  /* if */
1612 }  /* lower_Conv_from_Lu */
1613
1614 /**
1615  * Translate a Conv.
1616  */
1617 static void lower_Conv(ir_node *node, ir_mode *mode, lower_env_t *env) {
1618         mode = get_irn_mode(node);
1619
1620         if (mode == env->params->high_signed) {
1621                 lower_Conv_to_Ls(node, env);
1622         } else if (mode == env->params->high_unsigned) {
1623                 lower_Conv_to_Lu(node, env);
1624         } else {
1625                 ir_mode *mode = get_irn_mode(get_Conv_op(node));
1626
1627                 if (mode == env->params->high_signed) {
1628                         lower_Conv_from_Ls(node, env);
1629                 } else if (mode == env->params->high_unsigned) {
1630                         lower_Conv_from_Lu(node, env);
1631                 }  /* if */
1632         }  /* if */
1633 }  /* lower_Conv */
1634
1635 /**
1636  * Lower the method type.
1637  */
1638 static ir_type *lower_mtp(ir_type *mtp, lower_env_t *env) {
1639         pmap_entry *entry;
1640         ident      *id;
1641         ir_type    *res;
1642
1643         if (is_lowered_type(mtp))
1644                 return mtp;
1645
1646         entry = pmap_find(lowered_type, mtp);
1647         if (! entry) {
1648                 int i, n, r, n_param, n_res;
1649
1650                 /* count new number of params */
1651                 n_param = n = get_method_n_params(mtp);
1652                 for (i = n_param - 1; i >= 0; --i) {
1653                         ir_type *tp = get_method_param_type(mtp, i);
1654
1655                         if (is_Primitive_type(tp)) {
1656                                 ir_mode *mode = get_type_mode(tp);
1657
1658                                 if (mode == env->params->high_signed ||
1659                                         mode == env->params->high_unsigned)
1660                                         ++n_param;
1661                         }  /* if */
1662                 }  /* for */
1663
1664                 /* count new number of results */
1665                 n_res = r = get_method_n_ress(mtp);
1666                 for (i = n_res - 1; i >= 0; --i) {
1667                         ir_type *tp = get_method_res_type(mtp, i);
1668
1669                         if (is_Primitive_type(tp)) {
1670                                 ir_mode *mode = get_type_mode(tp);
1671
1672                                 if (mode == env->params->high_signed ||
1673                                         mode == env->params->high_unsigned)
1674                                         ++n_res;
1675                         }  /* if */
1676                 }  /* for */
1677
1678                 id = mangle_u(new_id_from_chars("L", 1), get_type_ident(mtp));
1679                 res = new_type_method(id, n_param, n_res);
1680
1681                 /* set param types and result types */
1682                 for (i = n_param = 0; i < n; ++i) {
1683                         ir_type *tp = get_method_param_type(mtp, i);
1684
1685                         if (is_Primitive_type(tp)) {
1686                                 ir_mode *mode = get_type_mode(tp);
1687
1688                                 if (mode == env->params->high_signed) {
1689                                         set_method_param_type(res, n_param++, tp_u);
1690                                         set_method_param_type(res, n_param++, tp_s);
1691                                 } else if (mode == env->params->high_unsigned) {
1692                                         set_method_param_type(res, n_param++, tp_u);
1693                                         set_method_param_type(res, n_param++, tp_u);
1694                                 } else {
1695                                         set_method_param_type(res, n_param++, tp);
1696                                 }  /* if */
1697                         } else {
1698                                 set_method_param_type(res, n_param++, tp);
1699                         }  /* if */
1700                 }  /* for */
1701                 for (i = n_res = 0; i < r; ++i) {
1702                         ir_type *tp = get_method_res_type(mtp, i);
1703
1704                         if (is_Primitive_type(tp)) {
1705                                 ir_mode *mode = get_type_mode(tp);
1706
1707                                 if (mode == env->params->high_signed) {
1708                                         set_method_res_type(res, n_res++, tp_u);
1709                                         set_method_res_type(res, n_res++, tp_s);
1710                                 } else if (mode == env->params->high_unsigned) {
1711                                         set_method_res_type(res, n_res++, tp_u);
1712                                         set_method_res_type(res, n_res++, tp_u);
1713                                 } else {
1714                                         set_method_res_type(res, n_res++, tp);
1715                                 }  /* if */
1716                         } else {
1717                                 set_method_res_type(res, n_res++, tp);
1718                         }  /* if */
1719                 }  /* for */
1720                 set_lowered_type(mtp, res);
1721                 pmap_insert(lowered_type, mtp, res);
1722         } else {
1723                 res = entry->value;
1724         }  /* if */
1725         return res;
1726 }  /* lower_mtp */
1727
1728 /**
1729  * Translate a Return.
1730  */
1731 static void lower_Return(ir_node *node, ir_mode *mode, lower_env_t *env) {
1732         ir_graph  *irg = current_ir_graph;
1733         ir_entity *ent = get_irg_entity(irg);
1734         ir_type   *mtp = get_entity_type(ent);
1735         ir_node   **in;
1736         int       i, j, n, idx;
1737         int       need_conv = 0;
1738         (void) mode;
1739
1740         /* check if this return must be lowered */
1741         for (i = 0, n = get_Return_n_ress(node); i < n; ++i) {
1742                 ir_node *pred = get_Return_res(node, i);
1743                 ir_mode *mode = get_irn_op_mode(pred);
1744
1745                 if (mode == env->params->high_signed ||
1746                         mode == env->params->high_unsigned) {
1747                         idx = get_irn_idx(pred);
1748                         if (! env->entries[idx]->low_word) {
1749                                 /* not ready yet, wait */
1750                                 pdeq_putr(env->waitq, node);
1751                                 return;
1752                         }  /* if */
1753                         need_conv = 1;
1754                 }  /* if */
1755         }  /* for */
1756         if (! need_conv)
1757                 return;
1758
1759         ent = get_irg_entity(irg);
1760         mtp = get_entity_type(ent);
1761
1762         mtp = lower_mtp(mtp, env);
1763         set_entity_type(ent, mtp);
1764
1765         /* create a new in array */
1766         NEW_ARR_A(ir_node *, in, get_method_n_ress(mtp) + 1);
1767         in[0] = get_Return_mem(node);
1768
1769         for (j = i = 0, n = get_Return_n_ress(node); i < n; ++i) {
1770                 ir_node *pred = get_Return_res(node, i);
1771
1772                 idx = get_irn_idx(pred);
1773                 assert(idx < env->n_entries);
1774
1775                 if (env->entries[idx]) {
1776                         in[++j] = env->entries[idx]->low_word;
1777                         in[++j] = env->entries[idx]->high_word;
1778                 } else {
1779                         in[++j] = pred;
1780                 }  /* if */
1781         }  /* for */
1782
1783         set_irn_in(node, j+1, in);
1784 }  /* lower_Return */
1785
1786 /**
1787  * Translate the parameters.
1788  */
1789 static void lower_Start(ir_node *node, ir_mode *mode, lower_env_t *env) {
1790         ir_graph  *irg = current_ir_graph;
1791         ir_entity *ent = get_irg_entity(irg);
1792         ir_type   *tp  = get_entity_type(ent);
1793         ir_type   *mtp;
1794         long      *new_projs;
1795         int       i, j, n_params, rem;
1796         ir_node   *proj, *args;
1797         (void) mode;
1798
1799         if (is_lowered_type(tp)) {
1800                 mtp = get_associated_type(tp);
1801         } else {
1802                 mtp = tp;
1803         }  /* if */
1804         assert(! is_lowered_type(mtp));
1805
1806         n_params = get_method_n_params(mtp);
1807         if (n_params <= 0)
1808                 return;
1809
1810         NEW_ARR_A(long, new_projs, n_params);
1811
1812         /* first check if we have parameters that must be fixed */
1813         for (i = j = 0; i < n_params; ++i, ++j) {
1814                 ir_type *tp = get_method_param_type(mtp, i);
1815
1816                 new_projs[i] = j;
1817                 if (is_Primitive_type(tp)) {
1818                         ir_mode *mode = get_type_mode(tp);
1819
1820                         if (mode == env->params->high_signed ||
1821                                 mode == env->params->high_unsigned)
1822                                 ++j;
1823                 }  /* if */
1824         }  /* for */
1825         if (i == j)
1826                 return;
1827
1828         mtp = lower_mtp(mtp, env);
1829         set_entity_type(ent, mtp);
1830
1831         /* switch off optimization for new Proj nodes or they might be CSE'ed
1832            with not patched one's */
1833         rem = get_optimize();
1834         set_optimize(0);
1835
1836         /* ok, fix all Proj's and create new ones */
1837         args = get_irg_args(irg);
1838         for (proj = get_irn_link(node); proj; proj = get_irn_link(proj)) {
1839                 ir_node *pred = get_Proj_pred(proj);
1840                 long proj_nr;
1841                 int idx;
1842                 ir_mode *mode;
1843                 dbg_info *dbg;
1844
1845                 /* do not visit this node again */
1846                 mark_irn_visited(proj);
1847
1848                 if (pred != args)
1849                         continue;
1850
1851                 proj_nr = get_Proj_proj(proj);
1852                 set_Proj_proj(proj, new_projs[proj_nr]);
1853
1854                 idx = get_irn_idx(proj);
1855                 if (env->entries[idx]) {
1856                         ir_mode *low_mode = env->params->low_unsigned;
1857
1858                         mode = get_irn_mode(proj);
1859
1860                         if (mode == env->params->high_signed) {
1861                                 mode = env->params->low_signed;
1862                         } else {
1863                                 mode = env->params->low_unsigned;
1864                         }  /* if */
1865
1866                         dbg = get_irn_dbg_info(proj);
1867                         env->entries[idx]->low_word  =
1868                                 new_rd_Proj(dbg, irg, get_nodes_block(proj), args, low_mode, new_projs[proj_nr]);
1869                         env->entries[idx]->high_word =
1870                                 new_rd_Proj(dbg, irg, get_nodes_block(proj), args, mode, new_projs[proj_nr] + 1);
1871                 }  /* if */
1872         }  /* for */
1873         set_optimize(rem);
1874 }  /* lower_Start */
1875
1876 /**
1877  * Translate a Call.
1878  */
1879 static void lower_Call(ir_node *node, ir_mode *mode, lower_env_t *env) {
1880         ir_graph *irg = current_ir_graph;
1881         ir_type  *tp = get_Call_type(node);
1882         ir_type  *call_tp;
1883         ir_node  **in, *proj, *results;
1884         int      n_params, n_res, need_lower = 0;
1885         int      i, j;
1886         long     *res_numbers = NULL;
1887         (void) mode;
1888
1889         if (is_lowered_type(tp)) {
1890                 call_tp = get_associated_type(tp);
1891         } else {
1892                 call_tp = tp;
1893         }  /* if */
1894
1895         assert(! is_lowered_type(call_tp));
1896
1897         n_params = get_method_n_params(call_tp);
1898         for (i = 0; i < n_params; ++i) {
1899                 ir_type *tp = get_method_param_type(call_tp, i);
1900
1901                 if (is_Primitive_type(tp)) {
1902                         ir_mode *mode = get_type_mode(tp);
1903
1904                         if (mode == env->params->high_signed ||
1905                                 mode == env->params->high_unsigned) {
1906                                 need_lower = 1;
1907                                 break;
1908                         }  /* if */
1909                 }  /* if */
1910         }  /* for */
1911         n_res = get_method_n_ress(call_tp);
1912         if (n_res > 0) {
1913                 NEW_ARR_A(long, res_numbers, n_res);
1914
1915                 for (i = j = 0; i < n_res; ++i, ++j) {
1916                         ir_type *tp = get_method_res_type(call_tp, i);
1917
1918                         res_numbers[i] = j;
1919                         if (is_Primitive_type(tp)) {
1920                                 ir_mode *mode = get_type_mode(tp);
1921
1922                                 if (mode == env->params->high_signed ||
1923                                         mode == env->params->high_unsigned) {
1924                                         need_lower = 1;
1925                                         ++j;
1926                                 }  /* if */
1927                         }  /* if */
1928                 }  /* for */
1929         }  /* if */
1930
1931         if (! need_lower)
1932                 return;
1933
1934         /* let's lower it */
1935         call_tp = lower_mtp(call_tp, env);
1936         set_Call_type(node, call_tp);
1937
1938         NEW_ARR_A(ir_node *, in, get_method_n_params(call_tp) + 2);
1939
1940         in[0] = get_Call_mem(node);
1941         in[1] = get_Call_ptr(node);
1942
1943         for (j = 2, i = 0; i < n_params; ++i) {
1944                 ir_node *pred = get_Call_param(node, i);
1945                 int     idx = get_irn_idx(pred);
1946
1947                 if (env->entries[idx]) {
1948                         if (! env->entries[idx]->low_word) {
1949                                 /* not ready yet, wait */
1950                                 pdeq_putr(env->waitq, node);
1951                                 return;
1952                         }
1953                         in[j++] = env->entries[idx]->low_word;
1954                         in[j++] = env->entries[idx]->high_word;
1955                 } else {
1956                         in[j++] = pred;
1957                 }  /* if */
1958         }  /* for */
1959
1960         set_irn_in(node, j, in);
1961
1962         /* fix the results */
1963         results = NULL;
1964         for (proj = get_irn_link(node); proj; proj = get_irn_link(proj)) {
1965                 long proj_nr = get_Proj_proj(proj);
1966
1967                 if (proj_nr == pn_Call_T_result && get_Proj_pred(proj) == node) {
1968                         /* found the result proj */
1969                         results = proj;
1970                         break;
1971                 }  /* if */
1972         }  /* for */
1973
1974         if (results) {          /* there are results */
1975                 int rem = get_optimize();
1976
1977                 /* switch off optimization for new Proj nodes or they might be CSE'ed
1978                    with not patched one's */
1979                 set_optimize(0);
1980                 for (i = j = 0, proj = get_irn_link(results); proj; proj = get_irn_link(proj), ++i, ++j) {
1981                         if (get_Proj_pred(proj) == results) {
1982                                 long proj_nr = get_Proj_proj(proj);
1983                                 int idx;
1984
1985                                 /* found a result */
1986                                 set_Proj_proj(proj, res_numbers[proj_nr]);
1987                                 idx = get_irn_idx(proj);
1988                                 if (env->entries[idx]) {
1989                                         ir_mode *mode = get_irn_mode(proj);
1990                                         ir_mode *low_mode = env->params->low_unsigned;
1991                                         dbg_info *dbg;
1992
1993                                         if (mode == env->params->high_signed) {
1994                                                 mode = env->params->low_signed;
1995                                         } else {
1996                                                 mode = env->params->low_unsigned;
1997                                         }  /* if */
1998
1999                                         dbg = get_irn_dbg_info(proj);
2000                                         env->entries[idx]->low_word  =
2001                                                 new_rd_Proj(dbg, irg, get_nodes_block(proj), results, low_mode, res_numbers[proj_nr]);
2002                                         env->entries[idx]->high_word =
2003                                                 new_rd_Proj(dbg, irg, get_nodes_block(proj), results, mode, res_numbers[proj_nr] + 1);
2004                                 }  /* if */
2005                                 mark_irn_visited(proj);
2006                         }  /* if */
2007                 }  /* for */
2008                 set_optimize(rem);
2009         }
2010 }  /* lower_Call */
2011
2012 /**
2013  * Translate an Unknown into two.
2014  */
2015 static void lower_Unknown(ir_node *node, ir_mode *mode, lower_env_t *env) {
2016         int idx = get_irn_idx(node);
2017         ir_graph *irg = current_ir_graph;
2018
2019         env->entries[idx]->low_word  =
2020         env->entries[idx]->high_word = new_r_Unknown(irg, mode);
2021 }  /* lower_Unknown */
2022
2023 /**
2024  * Translate a Phi.
2025  *
2026  * First step: just create two templates
2027  */
2028 static void lower_Phi(ir_node *phi, ir_mode *mode, lower_env_t *env) {
2029         ir_mode  *mode_l = env->params->low_unsigned;
2030         ir_graph *irg = current_ir_graph;
2031         ir_node  *block, *unk_l, *unk_h, *phi_l, *phi_h;
2032         ir_node  **inl, **inh;
2033         dbg_info *dbg;
2034         int      idx, i, arity = get_Phi_n_preds(phi);
2035         int      enq = 0;
2036
2037         idx = get_irn_idx(phi);
2038         if (env->entries[idx]->low_word) {
2039                 /* Phi nodes already build, check for inputs */
2040                 ir_node *phil = env->entries[idx]->low_word;
2041                 ir_node *phih = env->entries[idx]->high_word;
2042
2043                 for (i = 0; i < arity; ++i) {
2044                         ir_node *pred = get_Phi_pred(phi, i);
2045                         int     idx = get_irn_idx(pred);
2046
2047                         if (env->entries[idx]->low_word) {
2048                                 set_Phi_pred(phil, i, env->entries[idx]->low_word);
2049                                 set_Phi_pred(phih, i, env->entries[idx]->high_word);
2050                         } else {
2051                                 /* still not ready */
2052                                 pdeq_putr(env->waitq, phi);
2053                                 return;
2054                         }  /* if */
2055                 }  /* for */
2056         }  /* if */
2057
2058         /* first create a new in array */
2059         NEW_ARR_A(ir_node *, inl, arity);
2060         NEW_ARR_A(ir_node *, inh, arity);
2061         unk_l = new_r_Unknown(irg, mode_l);
2062         unk_h = new_r_Unknown(irg, mode);
2063
2064         for (i = 0; i < arity; ++i) {
2065                 ir_node *pred = get_Phi_pred(phi, i);
2066                 int     idx = get_irn_idx(pred);
2067
2068                 if (env->entries[idx]->low_word) {
2069                         inl[i] = env->entries[idx]->low_word;
2070                         inh[i] = env->entries[idx]->high_word;
2071                 } else {
2072                         inl[i] = unk_l;
2073                         inh[i] = unk_h;
2074                         enq = 1;
2075                 }  /* if */
2076         }  /* for */
2077
2078         dbg   = get_irn_dbg_info(phi);
2079         block = get_nodes_block(phi);
2080
2081         idx = get_irn_idx(phi);
2082         assert(idx < env->n_entries);
2083         env->entries[idx]->low_word  = phi_l = new_rd_Phi(dbg, irg, block, arity, inl, mode_l);
2084         env->entries[idx]->high_word = phi_h = new_rd_Phi(dbg, irg, block, arity, inh, mode);
2085
2086         /* Don't forget to link the new Phi nodes into the block! */
2087         set_irn_link(phi_l, get_irn_link(block));
2088         set_irn_link(phi_h, phi_l);
2089         set_irn_link(block, phi_h);
2090
2091         if (enq) {
2092                 /* not yet finished */
2093                 pdeq_putr(env->waitq, phi);
2094         }  /* if */
2095 }  /* lower_Phi */
2096
2097 /**
2098  * Translate a Psi.
2099  */
2100 static void lower_Psi(ir_node *psi, ir_mode *mode, lower_env_t *env) {
2101         ir_graph *irg = current_ir_graph;
2102         ir_node  *block, *val;
2103         ir_node  **valsl, **valsh, **conds;
2104         dbg_info *dbg;
2105         int      idx, i, n_conds = get_Psi_n_conds(psi);
2106
2107         /* first create a new in array */
2108         NEW_ARR_A(ir_node *, valsl, n_conds + 1);
2109         NEW_ARR_A(ir_node *, valsh, n_conds + 1);
2110
2111         for (i = 0; i < n_conds; ++i) {
2112                 val = get_Psi_val(psi, i);
2113                 idx = get_irn_idx(val);
2114                 if (env->entries[idx]->low_word) {
2115                         /* Values already build */
2116                         valsl[i] = env->entries[idx]->low_word;
2117                         valsh[i] = env->entries[idx]->high_word;
2118                 } else {
2119                         /* still not ready */
2120                         pdeq_putr(env->waitq, psi);
2121                         return;
2122                 }  /* if */
2123         }  /* for */
2124         val = get_Psi_default(psi);
2125         idx = get_irn_idx(val);
2126         if (env->entries[idx]->low_word) {
2127                 /* Values already build */
2128                 valsl[i] = env->entries[idx]->low_word;
2129                 valsh[i] = env->entries[idx]->high_word;
2130         } else {
2131                 /* still not ready */
2132                 pdeq_putr(env->waitq, psi);
2133                 return;
2134         }  /* if */
2135
2136
2137         NEW_ARR_A(ir_node *, conds, n_conds);
2138         for (i = 0; i < n_conds; ++i) {
2139                 conds[i] = get_Psi_cond(psi, i);
2140         }  /* for */
2141
2142         dbg   = get_irn_dbg_info(psi);
2143         block = get_nodes_block(psi);
2144
2145         idx = get_irn_idx(psi);
2146         assert(idx < env->n_entries);
2147         env->entries[idx]->low_word  = new_rd_Psi(dbg, irg, block, n_conds, conds, valsl, mode);
2148         env->entries[idx]->high_word = new_rd_Psi(dbg, irg, block, n_conds, conds, valsh, mode);
2149 }  /* lower_Psi */
2150
2151 /**
2152  * check for opcodes that must always be lowered.
2153  */
2154 static int always_lower(ir_opcode code) {
2155         switch (code) {
2156         case iro_Proj:
2157         case iro_Start:
2158         case iro_Call:
2159         case iro_Return:
2160         case iro_Cond:
2161         case iro_Conv:
2162                 return 1;
2163         default:
2164                 return 0;
2165         }  /* switch */
2166 }  /* always_lower */
2167
2168 /**
2169  * lower boolean Proj(Cmp)
2170  */
2171 static ir_node *lower_boolean_Proj_Cmp(ir_node *proj, ir_node *cmp, lower_env_t *env) {
2172         int      lidx, ridx;
2173         ir_node  *l, *r, *low, *high, *t, *res;
2174         pn_Cmp   pnc;
2175         ir_node  *blk;
2176         ir_graph *irg = current_ir_graph;
2177         dbg_info *db;
2178
2179         l    = get_Cmp_left(cmp);
2180         lidx = get_irn_idx(l);
2181         if (! env->entries[lidx]->low_word) {
2182                 /* still not ready */
2183                 return NULL;
2184         }  /* if */
2185
2186         r    = get_Cmp_right(cmp);
2187         ridx = get_irn_idx(r);
2188         if (! env->entries[ridx]->low_word) {
2189                 /* still not ready */
2190                 return NULL;
2191         }  /* if */
2192
2193         pnc  = get_Proj_proj(proj);
2194         blk  = get_nodes_block(cmp);
2195         db   = get_irn_dbg_info(cmp);
2196         low  = new_rd_Cmp(db, irg, blk, env->entries[lidx]->low_word, env->entries[ridx]->low_word);
2197         high = new_rd_Cmp(db, irg, blk, env->entries[lidx]->high_word, env->entries[ridx]->high_word);
2198
2199         if (pnc == pn_Cmp_Eq) {
2200                 /* simple case:a == b <==> a_h == b_h && a_l == b_l */
2201                 res = new_rd_And(db, irg, blk,
2202                         new_r_Proj(irg, blk, low, mode_b, pnc),
2203                         new_r_Proj(irg, blk, high, mode_b, pnc),
2204                         mode_b);
2205         } else if (pnc == pn_Cmp_Lg) {
2206                 /* simple case:a != b <==> a_h != b_h || a_l != b_l */
2207                 res = new_rd_Or(db, irg, blk,
2208                         new_r_Proj(irg, blk, low, mode_b, pnc),
2209                         new_r_Proj(irg, blk, high, mode_b, pnc),
2210                         mode_b);
2211         } else {
2212                 /* a rel b <==> a_h REL b_h || (a_h == b_h && a_l rel b_l) */
2213                 t = new_rd_And(db, irg, blk,
2214                         new_r_Proj(irg, blk, low, mode_b, pnc),
2215                         new_r_Proj(irg, blk, high, mode_b, pn_Cmp_Eq),
2216                         mode_b);
2217                 res = new_rd_Or(db, irg, blk,
2218                         new_r_Proj(irg, blk, high, mode_b, pnc & ~pn_Cmp_Eq),
2219                         t,
2220                         mode_b);
2221         }  /* if */
2222         return res;
2223 }  /* lower_boolean_Proj_Cmp */
2224
2225 /**
2226  * The type of a lower function.
2227  *
2228  * @param node   the node to be lowered
2229  * @param mode   the low mode for the destination node
2230  * @param env    the lower environment
2231  */
2232 typedef void (*lower_func)(ir_node *node, ir_mode *mode, lower_env_t *env);
2233
2234 /**
2235  * Lower a node.
2236  */
2237 static void lower_ops(ir_node *node, void *env)
2238 {
2239         lower_env_t  *lenv = env;
2240         node_entry_t *entry;
2241         int          idx = get_irn_idx(node);
2242         ir_mode      *mode = get_irn_mode(node);
2243
2244         if (mode == mode_b || is_Psi(node)) {
2245                 int i;
2246
2247                 for (i = get_irn_arity(node) - 1; i >= 0; --i) {
2248                         ir_node *proj = get_irn_n(node, i);
2249
2250                         if (is_Proj(proj)) {
2251                                 ir_node *cmp = get_Proj_pred(proj);
2252
2253                                 if (is_Cmp(cmp)) {
2254                                         ir_node *arg = get_Cmp_left(cmp);
2255
2256                                         mode = get_irn_mode(arg);
2257                                         if (mode == lenv->params->high_signed ||
2258                                                 mode == lenv->params->high_unsigned) {
2259                                                 ir_node *res = lower_boolean_Proj_Cmp(proj, cmp, lenv);
2260
2261                                                 if (res == NULL) {
2262                                                         /* could not lower because predecessors not ready */
2263                                                         waitq_put(lenv->waitq, node);
2264                                                         return;
2265                                                 }  /* if */
2266                                                 set_irn_n(node, i, res);
2267                                         }  /* if */
2268                                 }  /* if */
2269                         }  /* if */
2270                 }  /* for */
2271         }  /* if */
2272
2273         entry = idx < lenv->n_entries ? lenv->entries[idx] : NULL;
2274         if (entry || always_lower(get_irn_opcode(node))) {
2275                 ir_op      *op = get_irn_op(node);
2276                 lower_func func = (lower_func)op->ops.generic;
2277
2278                 if (func) {
2279                         mode = get_irn_op_mode(node);
2280
2281                         if (mode == lenv->params->high_signed)
2282                                 mode = lenv->params->low_signed;
2283                         else
2284                                 mode = lenv->params->low_unsigned;
2285
2286                         DB((dbg, LEVEL_1, "  %+F\n", node));
2287                         func(node, mode, lenv);
2288                 }  /* if */
2289         }  /* if */
2290 }  /* lower_ops */
2291
2292 #define IDENT(s)  new_id_from_chars(s, sizeof(s)-1)
2293
2294 /**
2295  * Compare two op_mode_entry_t's.
2296  */
2297 static int cmp_op_mode(const void *elt, const void *key, size_t size) {
2298         const op_mode_entry_t *e1 = elt;
2299         const op_mode_entry_t *e2 = key;
2300         (void) size;
2301
2302         return (e1->op - e2->op) | (e1->imode - e2->imode) | (e1->omode - e2->omode);
2303 }  /* cmp_op_mode */
2304
2305 /**
2306  * Compare two conv_tp_entry_t's.
2307  */
2308 static int cmp_conv_tp(const void *elt, const void *key, size_t size) {
2309         const conv_tp_entry_t *e1 = elt;
2310         const conv_tp_entry_t *e2 = key;
2311         (void) size;
2312
2313         return (e1->imode - e2->imode) | (e1->omode - e2->omode);
2314 }  /* static int cmp_conv_tp */
2315
2316 /*
2317  * Do the lowering.
2318  */
2319 void lower_dw_ops(const lwrdw_param_t *param)
2320 {
2321         lower_env_t lenv;
2322         int i;
2323         ir_graph *rem;
2324
2325         if (! param)
2326                 return;
2327
2328         if (! param->enable)
2329                 return;
2330
2331         FIRM_DBG_REGISTER(dbg, "firm.lower.dw");
2332
2333         assert(2 * get_mode_size_bits(param->low_signed)   == get_mode_size_bits(param->high_signed));
2334         assert(2 * get_mode_size_bits(param->low_unsigned) == get_mode_size_bits(param->high_unsigned));
2335         assert(get_mode_size_bits(param->low_signed) == get_mode_size_bits(param->low_unsigned));
2336
2337         /* create the necessary maps */
2338         if (! prim_types)
2339                 prim_types = pmap_create();
2340         if (! intrinsic_fkt)
2341                 intrinsic_fkt = new_set(cmp_op_mode, iro_MaxOpcode);
2342         if (! conv_types)
2343                 conv_types = new_set(cmp_conv_tp, 16);
2344         if (! lowered_type)
2345                 lowered_type = pmap_create();
2346
2347         /* create a primitive unsigned and signed type */
2348         if (! tp_u)
2349                 tp_u = get_primitive_type(param->low_unsigned);
2350         if (! tp_s)
2351                 tp_s = get_primitive_type(param->low_signed);
2352
2353         /* create method types for the created binop calls */
2354         if (! binop_tp_u) {
2355                 binop_tp_u = new_type_method(IDENT("binop_u_intrinsic"), 4, 2);
2356                 set_method_param_type(binop_tp_u, 0, tp_u);
2357                 set_method_param_type(binop_tp_u, 1, tp_u);
2358                 set_method_param_type(binop_tp_u, 2, tp_u);
2359                 set_method_param_type(binop_tp_u, 3, tp_u);
2360                 set_method_res_type(binop_tp_u, 0, tp_u);
2361                 set_method_res_type(binop_tp_u, 1, tp_u);
2362         }  /* if */
2363         if (! binop_tp_s) {
2364                 binop_tp_s = new_type_method(IDENT("binop_s_intrinsic"), 4, 2);
2365                 set_method_param_type(binop_tp_s, 0, tp_u);
2366                 set_method_param_type(binop_tp_s, 1, tp_s);
2367                 set_method_param_type(binop_tp_s, 2, tp_u);
2368                 set_method_param_type(binop_tp_s, 3, tp_s);
2369                 set_method_res_type(binop_tp_s, 0, tp_u);
2370                 set_method_res_type(binop_tp_s, 1, tp_s);
2371         }  /* if */
2372         if (! shiftop_tp_u) {
2373                 shiftop_tp_u = new_type_method(IDENT("shiftop_u_intrinsic"), 3, 2);
2374                 set_method_param_type(shiftop_tp_u, 0, tp_u);
2375                 set_method_param_type(shiftop_tp_u, 1, tp_u);
2376                 set_method_param_type(shiftop_tp_u, 2, tp_u);
2377                 set_method_res_type(shiftop_tp_u, 0, tp_u);
2378                 set_method_res_type(shiftop_tp_u, 1, tp_u);
2379         }  /* if */
2380         if (! shiftop_tp_s) {
2381                 shiftop_tp_s = new_type_method(IDENT("shiftop_s_intrinsic"), 3, 2);
2382                 set_method_param_type(shiftop_tp_s, 0, tp_u);
2383                 set_method_param_type(shiftop_tp_s, 1, tp_s);
2384                 /* beware: shift count is always mode_Iu */
2385                 set_method_param_type(shiftop_tp_s, 2, tp_u);
2386                 set_method_res_type(shiftop_tp_s, 0, tp_u);
2387                 set_method_res_type(shiftop_tp_s, 1, tp_s);
2388         }  /* if */
2389         if (! unop_tp_u) {
2390                 unop_tp_u = new_type_method(IDENT("unop_u_intrinsic"), 2, 2);
2391                 set_method_param_type(unop_tp_u, 0, tp_u);
2392                 set_method_param_type(unop_tp_u, 1, tp_u);
2393                 set_method_res_type(unop_tp_u, 0, tp_u);
2394                 set_method_res_type(unop_tp_u, 1, tp_u);
2395         }  /* if */
2396         if (! unop_tp_s) {
2397                 unop_tp_s = new_type_method(IDENT("unop_s_intrinsic"), 2, 2);
2398                 set_method_param_type(unop_tp_s, 0, tp_u);
2399                 set_method_param_type(unop_tp_s, 1, tp_s);
2400                 set_method_res_type(unop_tp_s, 0, tp_u);
2401                 set_method_res_type(unop_tp_s, 1, tp_s);
2402         }  /* if */
2403
2404         lenv.tv_mode_bytes = new_tarval_from_long(get_mode_size_bytes(param->low_unsigned), mode_Iu);
2405         lenv.tv_mode_bits  = new_tarval_from_long(get_mode_size_bits(param->low_unsigned), mode_Iu);
2406         lenv.waitq         = new_pdeq();
2407         lenv.params        = param;
2408
2409         /* first clear the generic function pointer for all ops */
2410         clear_irp_opcodes_generic_func();
2411
2412 #define LOWER2(op, fkt)   op_##op->ops.generic = (op_func)fkt
2413 #define LOWER(op)         LOWER2(op, lower_##op)
2414 #define LOWER_BIN(op)     LOWER2(op, lower_Binop)
2415 #define LOWER_UN(op)      LOWER2(op, lower_Unop)
2416
2417         /* the table of all operations that must be lowered follows */
2418         LOWER(Load);
2419         LOWER(Store);
2420         LOWER(Const);
2421         LOWER(And);
2422         LOWER(Or);
2423         LOWER(Eor);
2424         LOWER(Not);
2425         LOWER(Cond);
2426         LOWER(Return);
2427         LOWER(Call);
2428         LOWER(Unknown);
2429         LOWER(Phi);
2430         LOWER(Psi);
2431         LOWER(Start);
2432
2433         LOWER_BIN(Add);
2434         LOWER_BIN(Sub);
2435         LOWER_BIN(Mul);
2436         LOWER(Shl);
2437         LOWER(Shr);
2438         LOWER(Shrs);
2439         LOWER(Rot);
2440         LOWER(DivMod);
2441         LOWER(Div);
2442         LOWER(Mod);
2443         LOWER_UN(Abs);
2444         LOWER_UN(Minus);
2445
2446         LOWER(Conv);
2447
2448 #undef LOWER_UN
2449 #undef LOWER_BIN
2450 #undef LOWER
2451 #undef LOWER2
2452
2453         /* transform all graphs */
2454         rem = current_ir_graph;
2455         for (i = get_irp_n_irgs() - 1; i >= 0; --i) {
2456                 ir_graph *irg = get_irp_irg(i);
2457                 int n_idx;
2458
2459                 obstack_init(&lenv.obst);
2460
2461                 n_idx = get_irg_last_idx(irg);
2462                 lenv.n_entries = n_idx;
2463                 lenv.entries   = xmalloc(n_idx * sizeof(lenv.entries[0]));
2464                 memset(lenv.entries, 0, n_idx * sizeof(lenv.entries[0]));
2465
2466                 /* first step: link all nodes and allocate data */
2467                 lenv.flags = 0;
2468                 lenv.proj_2_block = pmap_create();
2469                 irg_walk_graph(irg, firm_clear_link, prepare_links, &lenv);
2470
2471                 if (lenv.flags & MUST_BE_LOWERED) {
2472                         DB((dbg, LEVEL_1, "Lowering graph %+F\n", irg));
2473
2474                         /* must do some work */
2475                         irg_walk_graph(irg, NULL, lower_ops, &lenv);
2476
2477                         /* last step: all waiting nodes */
2478                         DB((dbg, LEVEL_1, "finishing waiting nodes:\n"));
2479                         current_ir_graph = irg;
2480                         while (! pdeq_empty(lenv.waitq)) {
2481                                 ir_node *node = pdeq_getl(lenv.waitq);
2482
2483                                 lower_ops(node, &lenv);
2484                         }  /* while */
2485
2486                         /* outs are invalid, we changed the graph */
2487                         set_irg_outs_inconsistent(irg);
2488
2489                         if (lenv.flags & CF_CHANGED) {
2490                                 /* control flow changed, dominance info is invalid */
2491                                 set_irg_doms_inconsistent(irg);
2492                                 set_irg_extblk_inconsistent(irg);
2493                                 set_irg_loopinfo_inconsistent(irg);
2494                         }  /* if */
2495                 }  /* if */
2496                 pmap_destroy(lenv.proj_2_block);
2497                 free(lenv.entries);
2498                 obstack_free(&lenv.obst, NULL);
2499         }  /* for */
2500         del_pdeq(lenv.waitq);
2501         current_ir_graph = rem;
2502 }  /* lower_dw_ops */
2503
2504 /* Default implementation. */
2505 ir_entity *def_create_intrinsic_fkt(ir_type *method, const ir_op *op,
2506                                     const ir_mode *imode, const ir_mode *omode,
2507                                     void *context)
2508 {
2509         char buf[64];
2510         ident *id;
2511         ir_entity *ent;
2512         (void) context;
2513
2514         if (imode == omode) {
2515                 snprintf(buf, sizeof(buf), "__l%s%s", get_op_name(op), get_mode_name(imode));
2516         } else {
2517                 snprintf(buf, sizeof(buf), "__l%s%s%s", get_op_name(op),
2518                         get_mode_name(imode), get_mode_name(omode));
2519         }  /* if */
2520         id = new_id_from_str(buf);
2521
2522         ent = new_entity(get_glob_type(), id, method);
2523         set_entity_ld_ident(ent, get_entity_ident(ent));
2524         set_entity_visibility(ent, visibility_external_allocated);
2525         return ent;
2526 }  /* def_create_intrinsic_fkt */