2 * Copyright (C) 1995-2010 University of Karlsruhe. All right reserved.
4 * This file is part of libFirm.
6 * This file may be distributed and/or modified under the terms of the
7 * GNU General Public License version 2 as published by the Free Software
8 * Foundation and appearing in the file LICENSE.GPL included in the
9 * packaging of this file.
11 * Licensees holding valid libFirm Professional Edition licenses may use
12 * this file in accordance with the libFirm Commercial License.
13 * Agreement provided with the Software.
15 * This file is provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE
16 * WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR
22 * @brief code selection (transform FIRM into SPARC FIRM)
30 #include "irgraph_t.h"
36 #include "iroptimize.h"
43 #include "../benode.h"
45 #include "../beutil.h"
46 #include "../betranshlp.h"
47 #include "../beabihelper.h"
48 #include "bearch_sparc_t.h"
50 #include "sparc_nodes_attr.h"
51 #include "sparc_transform.h"
52 #include "sparc_new_nodes.h"
53 #include "gen_sparc_new_nodes.h"
55 #include "gen_sparc_regalloc_if.h"
56 #include "sparc_cconv.h"
60 DEBUG_ONLY(static firm_dbg_module_t *dbg = NULL;)
62 static beabi_helper_env_t *abihelper;
63 static const arch_register_t *sp_reg = &sparc_registers[REG_SP];
64 static const arch_register_t *fp_reg = &sparc_registers[REG_FRAME_POINTER];
65 static calling_convention_t *cconv = NULL;
66 static ir_mode *mode_gp;
67 static ir_mode *mode_fp;
68 static ir_mode *mode_fp2;
69 //static ir_mode *mode_fp4;
70 static pmap *node_to_stack;
72 static inline int mode_needs_gp_reg(ir_mode *mode)
74 return mode_is_int(mode) || mode_is_reference(mode);
78 * Create an And that will zero out upper bits.
80 * @param dbgi debug info
81 * @param block the basic block
82 * @param op the original node
83 * @param src_bits number of lower bits that will remain
85 static ir_node *gen_zero_extension(dbg_info *dbgi, ir_node *block, ir_node *op,
89 return new_bd_sparc_And_imm(dbgi, block, op, NULL, 0xFF);
90 } else if (src_bits == 16) {
91 ir_node *lshift = new_bd_sparc_Sll_imm(dbgi, block, op, NULL, 16);
92 ir_node *rshift = new_bd_sparc_Srl_imm(dbgi, block, lshift, NULL, 16);
95 panic("zero extension only supported for 8 and 16 bits");
100 * Generate code for a sign extension.
102 * @param dbgi debug info
103 * @param block the basic block
104 * @param op the original node
105 * @param src_bits number of lower bits that will remain
107 static ir_node *gen_sign_extension(dbg_info *dbgi, ir_node *block, ir_node *op,
110 int shift_width = 32 - src_bits;
111 ir_node *lshift_node = new_bd_sparc_Sll_imm(dbgi, block, op, NULL, shift_width);
112 ir_node *rshift_node = new_bd_sparc_Sra_imm(dbgi, block, lshift_node, NULL, shift_width);
117 * returns true if it is assured, that the upper bits of a node are "clean"
118 * which means for a 16 or 8 bit value, that the upper bits in the register
119 * are 0 for unsigned and a copy of the last significant bit for signed
122 static bool upper_bits_clean(ir_node *transformed_node, ir_mode *mode)
124 (void) transformed_node;
131 * Extend a value to 32 bit signed/unsigned depending on its mode.
133 * @param dbgi debug info
134 * @param block the basic block
135 * @param op the original node
136 * @param orig_mode the original mode of op
138 static ir_node *gen_extension(dbg_info *dbgi, ir_node *block, ir_node *op,
141 int bits = get_mode_size_bits(orig_mode);
145 if (mode_is_signed(orig_mode)) {
146 return gen_sign_extension(dbgi, block, op, bits);
148 return gen_zero_extension(dbgi, block, op, bits);
154 MATCH_COMMUTATIVE = 1U << 0, /**< commutative operation. */
155 MATCH_MODE_NEUTRAL = 1U << 1, /**< the higher bits of the inputs don't
156 influence the significant lower bit at
157 all (for cases where mode < 32bit) */
159 ENUM_BITSET(match_flags_t)
161 typedef ir_node* (*new_binop_reg_func) (dbg_info *dbgi, ir_node *block, ir_node *op1, ir_node *op2);
162 typedef ir_node* (*new_binop_fp_func) (dbg_info *dbgi, ir_node *block, ir_node *op1, ir_node *op2, ir_mode *mode);
163 typedef ir_node* (*new_binop_imm_func) (dbg_info *dbgi, ir_node *block, ir_node *op1, ir_entity *entity, int32_t immediate);
164 typedef ir_node* (*new_unop_fp_func) (dbg_info *dbgi, ir_node *block, ir_node *op1, ir_mode *mode);
166 static bool is_value_imm_encodeable(int32_t value)
168 return -4096 <= value && value <= 4095;
172 * checks if a node's value can be encoded as a immediate
174 static bool is_imm_encodeable(const ir_node *node)
180 value = get_tarval_long(get_Const_tarval(node));
181 return is_value_imm_encodeable(value);
184 static bool needs_extension(ir_mode *mode)
186 return get_mode_size_bits(mode) < get_mode_size_bits(mode_gp);
190 * Check, if a given node is a Down-Conv, ie. a integer Conv
191 * from a mode with a mode with more bits to a mode with lesser bits.
192 * Moreover, we return only true if the node has not more than 1 user.
194 * @param node the node
195 * @return non-zero if node is a Down-Conv
197 static bool is_downconv(const ir_node *node)
205 src_mode = get_irn_mode(get_Conv_op(node));
206 dest_mode = get_irn_mode(node);
208 mode_needs_gp_reg(src_mode) &&
209 mode_needs_gp_reg(dest_mode) &&
210 get_mode_size_bits(dest_mode) <= get_mode_size_bits(src_mode);
213 static ir_node *sparc_skip_downconv(ir_node *node)
215 while (is_downconv(node)) {
216 node = get_Conv_op(node);
222 * helper function for binop operations
224 * @param new_reg register generation function ptr
225 * @param new_imm immediate generation function ptr
227 static ir_node *gen_helper_binop_args(ir_node *node,
228 ir_node *op1, ir_node *op2,
230 new_binop_reg_func new_reg,
231 new_binop_imm_func new_imm)
233 dbg_info *dbgi = get_irn_dbg_info(node);
234 ir_node *block = be_transform_node(get_nodes_block(node));
240 if (flags & MATCH_MODE_NEUTRAL) {
241 op1 = sparc_skip_downconv(op1);
242 op2 = sparc_skip_downconv(op2);
244 mode1 = get_irn_mode(op1);
245 mode2 = get_irn_mode(op2);
247 if (is_imm_encodeable(op2)) {
248 ir_node *new_op1 = be_transform_node(op1);
249 int32_t immediate = get_tarval_long(get_Const_tarval(op2));
250 if (! (flags & MATCH_MODE_NEUTRAL) && needs_extension(mode1)) {
251 new_op1 = gen_extension(dbgi, block, new_op1, mode1);
253 return new_imm(dbgi, block, new_op1, NULL, immediate);
255 new_op2 = be_transform_node(op2);
256 if (! (flags & MATCH_MODE_NEUTRAL) && needs_extension(mode2)) {
257 new_op2 = gen_extension(dbgi, block, new_op2, mode2);
260 if ((flags & MATCH_COMMUTATIVE) && is_imm_encodeable(op1)) {
261 int32_t immediate = get_tarval_long(get_Const_tarval(op1));
262 return new_imm(dbgi, block, new_op2, NULL, immediate);
265 new_op1 = be_transform_node(op1);
266 if (! (flags & MATCH_MODE_NEUTRAL) && needs_extension(mode1)) {
267 new_op1 = gen_extension(dbgi, block, new_op1, mode1);
269 return new_reg(dbgi, block, new_op1, new_op2);
272 static ir_node *gen_helper_binop(ir_node *node, match_flags_t flags,
273 new_binop_reg_func new_reg,
274 new_binop_imm_func new_imm)
276 ir_node *op1 = get_binop_left(node);
277 ir_node *op2 = get_binop_right(node);
278 return gen_helper_binop_args(node, op1, op2, flags, new_reg, new_imm);
282 * helper function for FP binop operations
284 static ir_node *gen_helper_binfpop(ir_node *node, ir_mode *mode,
285 new_binop_fp_func new_func_single,
286 new_binop_fp_func new_func_double,
287 new_binop_fp_func new_func_quad)
289 ir_node *block = be_transform_node(get_nodes_block(node));
290 ir_node *op1 = get_binop_left(node);
291 ir_node *new_op1 = be_transform_node(op1);
292 ir_node *op2 = get_binop_right(node);
293 ir_node *new_op2 = be_transform_node(op2);
294 dbg_info *dbgi = get_irn_dbg_info(node);
295 unsigned bits = get_mode_size_bits(mode);
299 return new_func_single(dbgi, block, new_op1, new_op2, mode);
301 return new_func_double(dbgi, block, new_op1, new_op2, mode);
303 return new_func_quad(dbgi, block, new_op1, new_op2, mode);
307 panic("unsupported mode %+F for float op", mode);
310 static ir_node *gen_helper_unfpop(ir_node *node, ir_mode *mode,
311 new_unop_fp_func new_func_single,
312 new_unop_fp_func new_func_double,
313 new_unop_fp_func new_func_quad)
315 ir_node *block = be_transform_node(get_nodes_block(node));
316 ir_node *op1 = get_binop_left(node);
317 ir_node *new_op1 = be_transform_node(op1);
318 dbg_info *dbgi = get_irn_dbg_info(node);
319 unsigned bits = get_mode_size_bits(mode);
323 return new_func_single(dbgi, block, new_op1, mode);
325 return new_func_double(dbgi, block, new_op1, mode);
327 return new_func_quad(dbgi, block, new_op1, mode);
331 panic("unsupported mode %+F for float op", mode);
334 static ir_node *get_g0(void)
336 return be_prolog_get_reg_value(abihelper, &sparc_registers[REG_G0]);
339 typedef struct address_t {
347 * Match a load/store address
349 static void match_address(ir_node *ptr, address_t *address, bool use_ptr2)
352 ir_node *ptr2 = NULL;
354 ir_entity *entity = NULL;
357 ir_node *add_right = get_Add_right(base);
358 if (is_Const(add_right)) {
359 base = get_Add_left(base);
360 offset += get_tarval_long(get_Const_tarval(add_right));
363 /* Note that we don't match sub(x, Const) or chains of adds/subs
364 * because this should all be normalized by now */
366 /* we only use the symconst if we're the only user otherwise we probably
367 * won't save anything but produce multiple sethi+or combinations with
368 * just different offsets */
369 if (is_SymConst(base) && get_irn_n_edges(base) == 1) {
370 dbg_info *dbgi = get_irn_dbg_info(ptr);
371 ir_node *block = get_nodes_block(ptr);
372 ir_node *new_block = be_transform_node(block);
373 entity = get_SymConst_entity(base);
374 base = new_bd_sparc_SetHi(dbgi, new_block, entity, offset);
375 } else if (use_ptr2 && is_Add(base) && entity == NULL && offset == 0) {
376 ptr2 = be_transform_node(get_Add_right(base));
377 base = be_transform_node(get_Add_left(base));
379 if (is_value_imm_encodeable(offset)) {
380 base = be_transform_node(base);
382 base = be_transform_node(ptr);
388 address->ptr2 = ptr2;
389 address->entity = entity;
390 address->offset = offset;
394 * Creates an sparc Add.
396 * @param node FIRM node
397 * @return the created sparc Add node
399 static ir_node *gen_Add(ir_node *node)
401 ir_mode *mode = get_irn_mode(node);
404 if (mode_is_float(mode)) {
405 return gen_helper_binfpop(node, mode, new_bd_sparc_fadd_s,
406 new_bd_sparc_fadd_d, new_bd_sparc_fadd_q);
409 /* special case: + 0x1000 can be represented as - 0x1000 */
410 right = get_Add_right(node);
411 if (is_Const(right)) {
412 ir_node *left = get_Add_left(node);
415 /* is this simple address arithmetic? then we can let the linker do
416 * the calculation. */
417 if (is_SymConst(left) && get_irn_n_edges(left) == 1) {
418 dbg_info *dbgi = get_irn_dbg_info(node);
419 ir_node *block = be_transform_node(get_nodes_block(node));
422 /* the value of use_ptr2 shouldn't matter here */
423 match_address(node, &address, false);
424 assert(is_sparc_SetHi(address.ptr));
425 return new_bd_sparc_Or_imm(dbgi, block, address.ptr,
426 address.entity, address.offset);
429 tv = get_Const_tarval(right);
430 val = get_tarval_long(tv);
432 dbg_info *dbgi = get_irn_dbg_info(node);
433 ir_node *block = be_transform_node(get_nodes_block(node));
434 ir_node *op = get_Add_left(node);
435 ir_node *new_op = be_transform_node(op);
436 return new_bd_sparc_Sub_imm(dbgi, block, new_op, NULL, -0x1000);
440 return gen_helper_binop(node, MATCH_COMMUTATIVE | MATCH_MODE_NEUTRAL,
441 new_bd_sparc_Add_reg, new_bd_sparc_Add_imm);
445 * Creates an sparc Sub.
447 * @param node FIRM node
448 * @return the created sparc Sub node
450 static ir_node *gen_Sub(ir_node *node)
452 ir_mode *mode = get_irn_mode(node);
454 if (mode_is_float(mode)) {
455 return gen_helper_binfpop(node, mode, new_bd_sparc_fsub_s,
456 new_bd_sparc_fsub_d, new_bd_sparc_fsub_q);
459 return gen_helper_binop(node, MATCH_NONE, new_bd_sparc_Sub_reg, new_bd_sparc_Sub_imm);
462 static ir_node *create_ldf(dbg_info *dbgi, ir_node *block, ir_node *ptr,
463 ir_node *mem, ir_mode *mode, ir_entity *entity,
464 long offset, bool is_frame_entity)
466 unsigned bits = get_mode_size_bits(mode);
467 assert(mode_is_float(mode));
469 return new_bd_sparc_Ldf_s(dbgi, block, ptr, mem, mode, entity,
470 offset, is_frame_entity);
471 } else if (bits == 64) {
472 return new_bd_sparc_Ldf_d(dbgi, block, ptr, mem, mode, entity,
473 offset, is_frame_entity);
476 return new_bd_sparc_Ldf_q(dbgi, block, ptr, mem, mode, entity,
477 offset, is_frame_entity);
481 static ir_node *create_stf(dbg_info *dbgi, ir_node *block, ir_node *value,
482 ir_node *ptr, ir_node *mem, ir_mode *mode,
483 ir_entity *entity, long offset,
484 bool is_frame_entity)
486 unsigned bits = get_mode_size_bits(mode);
487 assert(mode_is_float(mode));
489 return new_bd_sparc_Stf_s(dbgi, block, value, ptr, mem, mode, entity,
490 offset, is_frame_entity);
491 } else if (bits == 64) {
492 return new_bd_sparc_Stf_d(dbgi, block, value, ptr, mem, mode, entity,
493 offset, is_frame_entity);
496 return new_bd_sparc_Stf_q(dbgi, block, value, ptr, mem, mode, entity,
497 offset, is_frame_entity);
504 * @param node the ir Load node
505 * @return the created sparc Load node
507 static ir_node *gen_Load(ir_node *node)
509 dbg_info *dbgi = get_irn_dbg_info(node);
510 ir_mode *mode = get_Load_mode(node);
511 ir_node *block = be_transform_node(get_nodes_block(node));
512 ir_node *ptr = get_Load_ptr(node);
513 ir_node *mem = get_Load_mem(node);
514 ir_node *new_mem = be_transform_node(mem);
515 ir_node *new_load = NULL;
518 if (mode_is_float(mode)) {
519 match_address(ptr, &address, false);
520 new_load = create_ldf(dbgi, block, address.ptr, new_mem, mode,
521 address.entity, address.offset, false);
523 match_address(ptr, &address, true);
524 if (address.ptr2 != NULL) {
525 assert(address.entity == NULL && address.offset == 0);
526 new_load = new_bd_sparc_Ld_reg(dbgi, block, address.ptr,
527 address.ptr2, new_mem, mode);
529 new_load = new_bd_sparc_Ld_imm(dbgi, block, address.ptr, new_mem,
530 mode, address.entity, address.offset,
534 set_irn_pinned(new_load, get_irn_pinned(node));
540 * Transforms a Store.
542 * @param node the ir Store node
543 * @return the created sparc Store node
545 static ir_node *gen_Store(ir_node *node)
547 ir_node *block = be_transform_node(get_nodes_block(node));
548 ir_node *ptr = get_Store_ptr(node);
549 ir_node *mem = get_Store_mem(node);
550 ir_node *new_mem = be_transform_node(mem);
551 ir_node *val = get_Store_value(node);
552 ir_node *new_val = be_transform_node(val);
553 ir_mode *mode = get_irn_mode(val);
554 dbg_info *dbgi = get_irn_dbg_info(node);
555 ir_node *new_store = NULL;
558 if (mode_is_float(mode)) {
559 /* TODO: variants with reg+reg address mode */
560 match_address(ptr, &address, false);
561 new_store = create_stf(dbgi, block, new_val, address.ptr, new_mem,
562 mode, address.entity, address.offset, false);
564 match_address(ptr, &address, true);
565 if (address.ptr2 != NULL) {
566 assert(address.entity == NULL && address.offset == 0);
567 new_store = new_bd_sparc_St_reg(dbgi, block, new_val, address.ptr,
568 address.ptr2, new_mem, mode);
570 new_store = new_bd_sparc_St_imm(dbgi, block, new_val, address.ptr,
571 new_mem, mode, address.entity,
572 address.offset, false);
575 set_irn_pinned(new_store, get_irn_pinned(node));
581 * Creates an sparc Mul.
582 * returns the lower 32bits of the 64bit multiply result
584 * @return the created sparc Mul node
586 static ir_node *gen_Mul(ir_node *node)
588 ir_mode *mode = get_irn_mode(node);
589 if (mode_is_float(mode)) {
590 return gen_helper_binfpop(node, mode, new_bd_sparc_fmul_s,
591 new_bd_sparc_fmul_d, new_bd_sparc_fmul_q);
594 return gen_helper_binop(node, MATCH_COMMUTATIVE | MATCH_MODE_NEUTRAL,
595 new_bd_sparc_Mul_reg, new_bd_sparc_Mul_imm);
599 * Creates an sparc Mulh.
600 * Mulh returns the upper 32bits of a mul instruction
602 * @return the created sparc Mulh node
604 static ir_node *gen_Mulh(ir_node *node)
606 ir_mode *mode = get_irn_mode(node);
609 if (mode_is_float(mode))
610 panic("FP not supported yet");
612 mul = gen_helper_binop(node, MATCH_COMMUTATIVE, new_bd_sparc_Mulh_reg, new_bd_sparc_Mulh_imm);
613 return new_r_Proj(mul, mode_gp, pn_sparc_Mulh_low);
616 static ir_node *gen_sign_extension_value(ir_node *node)
618 ir_node *block = get_nodes_block(node);
619 ir_node *new_block = be_transform_node(block);
620 ir_node *new_node = be_transform_node(node);
621 /* TODO: we could do some shortcuts for some value types probably.
622 * (For constants or other cases where we know the sign bit in
624 return new_bd_sparc_Sra_imm(NULL, new_block, new_node, NULL, 31);
628 * Creates an sparc Div.
630 * @return the created sparc Div node
632 static ir_node *gen_Div(ir_node *node)
634 dbg_info *dbgi = get_irn_dbg_info(node);
635 ir_node *block = get_nodes_block(node);
636 ir_node *new_block = be_transform_node(block);
637 ir_mode *mode = get_Div_resmode(node);
638 ir_node *left = get_Div_left(node);
639 ir_node *left_low = be_transform_node(left);
640 ir_node *right = get_Div_right(node);
643 if (mode_is_float(mode)) {
644 return gen_helper_binfpop(node, mode, new_bd_sparc_fdiv_s,
645 new_bd_sparc_fdiv_d, new_bd_sparc_fdiv_q);
648 if (mode_is_signed(mode)) {
649 ir_node *left_high = gen_sign_extension_value(left);
651 if (is_imm_encodeable(right)) {
652 int32_t immediate = get_tarval_long(get_Const_tarval(right));
653 res = new_bd_sparc_SDiv_imm(dbgi, new_block, left_high, left_low,
656 ir_node *new_right = be_transform_node(right);
657 res = new_bd_sparc_SDiv_reg(dbgi, new_block, left_high, left_low,
661 ir_node *left_high = get_g0();
662 if (is_imm_encodeable(right)) {
663 int32_t immediate = get_tarval_long(get_Const_tarval(right));
664 res = new_bd_sparc_UDiv_imm(dbgi, new_block, left_high, left_low,
667 ir_node *new_right = be_transform_node(right);
668 res = new_bd_sparc_UDiv_reg(dbgi, new_block, left_high, left_low,
677 static ir_node *gen_Abs(ir_node *node)
679 ir_mode *const mode = get_irn_mode(node);
681 if (mode_is_float(mode)) {
682 return gen_helper_unfpop(node, mode, new_bd_sparc_fabs_s,
683 new_bd_sparc_fabs_d, new_bd_sparc_fabs_q);
685 ir_node *const block = be_transform_node(get_nodes_block(node));
686 dbg_info *const dbgi = get_irn_dbg_info(node);
687 ir_node *const op = get_Abs_op(node);
688 ir_node *const new_op = be_transform_node(op);
689 ir_node *const sra = new_bd_sparc_Sra_imm(dbgi, block, new_op, NULL, 31);
690 ir_node *const xor = new_bd_sparc_Xor_reg(dbgi, block, new_op, sra);
691 ir_node *const sub = new_bd_sparc_Sub_reg(dbgi, block, xor, sra);
698 * Transforms a Not node.
700 * @return the created sparc Not node
702 static ir_node *gen_Not(ir_node *node)
704 ir_node *op = get_Not_op(node);
705 ir_node *zero = get_g0();
706 dbg_info *dbgi = get_irn_dbg_info(node);
707 ir_node *block = be_transform_node(get_nodes_block(node));
708 ir_node *new_op = be_transform_node(op);
710 /* Note: Not(Eor()) is normalize in firm localopts already so
711 * we don't match it for xnor here */
713 /* Not can be represented with xnor 0, n */
714 return new_bd_sparc_XNor_reg(dbgi, block, zero, new_op);
717 static ir_node *gen_helper_bitop(ir_node *node,
718 new_binop_reg_func new_reg,
719 new_binop_imm_func new_imm,
720 new_binop_reg_func new_not_reg,
721 new_binop_imm_func new_not_imm)
723 ir_node *op1 = get_binop_left(node);
724 ir_node *op2 = get_binop_right(node);
726 return gen_helper_binop_args(node, op2, get_Not_op(op1),
728 new_not_reg, new_not_imm);
731 return gen_helper_binop_args(node, op1, get_Not_op(op2),
733 new_not_reg, new_not_imm);
735 return gen_helper_binop_args(node, op1, op2,
736 MATCH_MODE_NEUTRAL | MATCH_COMMUTATIVE,
740 static ir_node *gen_And(ir_node *node)
742 return gen_helper_bitop(node,
743 new_bd_sparc_And_reg,
744 new_bd_sparc_And_imm,
745 new_bd_sparc_AndN_reg,
746 new_bd_sparc_AndN_imm);
749 static ir_node *gen_Or(ir_node *node)
751 return gen_helper_bitop(node,
754 new_bd_sparc_OrN_reg,
755 new_bd_sparc_OrN_imm);
758 static ir_node *gen_Eor(ir_node *node)
760 return gen_helper_bitop(node,
761 new_bd_sparc_Xor_reg,
762 new_bd_sparc_Xor_imm,
763 new_bd_sparc_XNor_reg,
764 new_bd_sparc_XNor_imm);
767 static ir_node *gen_Shl(ir_node *node)
769 return gen_helper_binop(node, MATCH_NONE, new_bd_sparc_Sll_reg, new_bd_sparc_Sll_imm);
772 static ir_node *gen_Shr(ir_node *node)
774 return gen_helper_binop(node, MATCH_NONE, new_bd_sparc_Srl_reg, new_bd_sparc_Srl_imm);
777 static ir_node *gen_Shrs(ir_node *node)
779 return gen_helper_binop(node, MATCH_NONE, new_bd_sparc_Sra_reg, new_bd_sparc_Sra_imm);
783 * Transforms a Minus node.
785 static ir_node *gen_Minus(ir_node *node)
787 ir_mode *mode = get_irn_mode(node);
794 if (mode_is_float(mode)) {
795 return gen_helper_unfpop(node, mode, new_bd_sparc_fneg_s,
796 new_bd_sparc_fneg_d, new_bd_sparc_fneg_q);
798 block = be_transform_node(get_nodes_block(node));
799 dbgi = get_irn_dbg_info(node);
800 op = get_Minus_op(node);
801 new_op = be_transform_node(op);
803 return new_bd_sparc_Sub_reg(dbgi, block, zero, new_op);
807 * Create an entity for a given (floating point) tarval
809 static ir_entity *create_float_const_entity(ir_tarval *tv)
811 const arch_env_t *arch_env = be_get_irg_arch_env(current_ir_graph);
812 sparc_isa_t *isa = (sparc_isa_t*) arch_env;
813 ir_entity *entity = (ir_entity*) pmap_get(isa->constants, tv);
814 ir_initializer_t *initializer;
822 mode = get_tarval_mode(tv);
823 type = get_type_for_mode(mode);
824 glob = get_glob_type();
825 entity = new_entity(glob, id_unique("C%u"), type);
826 set_entity_visibility(entity, ir_visibility_private);
827 add_entity_linkage(entity, IR_LINKAGE_CONSTANT);
829 initializer = create_initializer_tarval(tv);
830 set_entity_initializer(entity, initializer);
832 pmap_insert(isa->constants, tv, entity);
836 static ir_node *gen_float_const(dbg_info *dbgi, ir_node *block, ir_tarval *tv)
838 ir_entity *entity = create_float_const_entity(tv);
839 ir_node *hi = new_bd_sparc_SetHi(dbgi, block, entity, 0);
840 ir_node *mem = new_r_NoMem(current_ir_graph);
841 ir_mode *mode = get_tarval_mode(tv);
843 = create_ldf(dbgi, block, hi, mem, mode, entity, 0, false);
844 ir_node *proj = new_Proj(new_op, mode, pn_sparc_Ldf_res);
846 set_irn_pinned(new_op, op_pin_state_floats);
850 static ir_node *gen_Const(ir_node *node)
852 ir_node *block = be_transform_node(get_nodes_block(node));
853 ir_mode *mode = get_irn_mode(node);
854 dbg_info *dbgi = get_irn_dbg_info(node);
855 ir_tarval *tv = get_Const_tarval(node);
858 if (mode_is_float(mode)) {
859 return gen_float_const(dbgi, block, tv);
862 value = get_tarval_long(tv);
865 } else if (-4096 <= value && value <= 4095) {
866 return new_bd_sparc_Or_imm(dbgi, block, get_g0(), NULL, value);
868 ir_node *hi = new_bd_sparc_SetHi(dbgi, block, NULL, value);
869 if ((value & 0x3ff) != 0) {
870 return new_bd_sparc_Or_imm(dbgi, block, hi, NULL, value & 0x3ff);
877 static ir_mode *get_cmp_mode(ir_node *b_value)
881 if (!is_Cmp(b_value))
882 panic("can't determine cond signednes (no cmp)");
883 op = get_Cmp_left(b_value);
884 return get_irn_mode(op);
887 static ir_node *make_address(dbg_info *dbgi, ir_node *block, ir_entity *entity,
890 ir_node *hi = new_bd_sparc_SetHi(dbgi, block, entity, offset);
891 ir_node *low = new_bd_sparc_Or_imm(dbgi, block, hi, entity, offset);
895 static ir_node *gen_SwitchJmp(ir_node *node)
897 dbg_info *dbgi = get_irn_dbg_info(node);
898 ir_node *block = be_transform_node(get_nodes_block(node));
899 ir_node *selector = get_Cond_selector(node);
900 ir_node *new_selector = be_transform_node(selector);
901 long default_pn = get_Cond_default_proj(node);
903 ir_node *table_address;
908 /* switch with smaller mode not implemented yet */
909 assert(get_mode_size_bits(get_irn_mode(selector)) == 32);
911 entity = new_entity(NULL, id_unique("TBL%u"), get_unknown_type());
912 set_entity_visibility(entity, ir_visibility_private);
913 add_entity_linkage(entity, IR_LINKAGE_CONSTANT);
915 /* TODO: this code does not construct code to check for access
916 * out-of bounds of the jumptable yet. I think we should put this stuff
917 * into the switch_lowering phase to get some additional optimisations
920 /* construct base address */
921 table_address = make_address(dbgi, block, entity, 0);
923 index = new_bd_sparc_Sll_imm(dbgi, block, new_selector, NULL, 2);
924 /* load from jumptable */
925 load = new_bd_sparc_Ld_reg(dbgi, block, table_address, index,
926 new_r_NoMem(current_ir_graph),
928 address = new_r_Proj(load, mode_gp, pn_sparc_Ld_res);
930 return new_bd_sparc_SwitchJmp(dbgi, block, address, default_pn, entity);
933 static ir_node *gen_Cond(ir_node *node)
935 ir_node *selector = get_Cond_selector(node);
936 ir_mode *mode = get_irn_mode(selector);
941 ir_relation relation;
945 if (mode != mode_b) {
946 return gen_SwitchJmp(node);
949 // regular if/else jumps
950 assert(is_Cmp(selector));
952 cmp_mode = get_cmp_mode(selector);
954 block = be_transform_node(get_nodes_block(node));
955 dbgi = get_irn_dbg_info(node);
956 flag_node = be_transform_node(get_Proj_pred(selector));
957 relation = get_Cmp_relation(selector);
958 is_unsigned = !mode_is_signed(cmp_mode);
959 if (mode_is_float(cmp_mode)) {
960 assert(!is_unsigned);
961 return new_bd_sparc_fbfcc(dbgi, block, flag_node, relation);
963 return new_bd_sparc_Bicc(dbgi, block, flag_node, relation, is_unsigned);
970 static ir_node *gen_Cmp(ir_node *node)
972 ir_node *op1 = get_Cmp_left(node);
973 ir_node *op2 = get_Cmp_right(node);
974 ir_mode *cmp_mode = get_irn_mode(op1);
975 assert(get_irn_mode(op2) == cmp_mode);
977 if (mode_is_float(cmp_mode)) {
978 ir_node *block = be_transform_node(get_nodes_block(node));
979 dbg_info *dbgi = get_irn_dbg_info(node);
980 ir_node *new_op1 = be_transform_node(op1);
981 ir_node *new_op2 = be_transform_node(op2);
982 unsigned bits = get_mode_size_bits(cmp_mode);
984 return new_bd_sparc_fcmp_s(dbgi, block, new_op1, new_op2, cmp_mode);
985 } else if (bits == 64) {
986 return new_bd_sparc_fcmp_d(dbgi, block, new_op1, new_op2, cmp_mode);
989 return new_bd_sparc_fcmp_q(dbgi, block, new_op1, new_op2, cmp_mode);
993 /* when we compare a bitop like and,or,... with 0 then we can directly use
994 * the bitopcc variant.
995 * Currently we only do this when we're the only user of the node...
997 if (is_Const(op2) && is_Const_null(op2) && get_irn_n_edges(op1) == 1) {
999 return gen_helper_bitop(op1,
1000 new_bd_sparc_AndCCZero_reg,
1001 new_bd_sparc_AndCCZero_imm,
1002 new_bd_sparc_AndNCCZero_reg,
1003 new_bd_sparc_AndNCCZero_imm);
1004 } else if (is_Or(op1)) {
1005 return gen_helper_bitop(op1,
1006 new_bd_sparc_OrCCZero_reg,
1007 new_bd_sparc_OrCCZero_imm,
1008 new_bd_sparc_OrNCCZero_reg,
1009 new_bd_sparc_OrNCCZero_imm);
1010 } else if (is_Eor(op1)) {
1011 return gen_helper_bitop(op1,
1012 new_bd_sparc_XorCCZero_reg,
1013 new_bd_sparc_XorCCZero_imm,
1014 new_bd_sparc_XNorCCZero_reg,
1015 new_bd_sparc_XNorCCZero_imm);
1019 /* integer compare */
1020 return gen_helper_binop_args(node, op1, op2, MATCH_NONE,
1021 new_bd_sparc_Cmp_reg, new_bd_sparc_Cmp_imm);
1025 * Transforms a SymConst node.
1027 static ir_node *gen_SymConst(ir_node *node)
1029 ir_entity *entity = get_SymConst_entity(node);
1030 dbg_info *dbgi = get_irn_dbg_info(node);
1031 ir_node *block = get_nodes_block(node);
1032 ir_node *new_block = be_transform_node(block);
1033 return make_address(dbgi, new_block, entity, 0);
1036 static ir_node *create_fftof(dbg_info *dbgi, ir_node *block, ir_node *op,
1037 ir_mode *src_mode, ir_mode *dst_mode)
1039 unsigned src_bits = get_mode_size_bits(src_mode);
1040 unsigned dst_bits = get_mode_size_bits(dst_mode);
1041 if (src_bits == 32) {
1042 if (dst_bits == 64) {
1043 return new_bd_sparc_fftof_s_d(dbgi, block, op, src_mode, dst_mode);
1045 assert(dst_bits == 128);
1046 return new_bd_sparc_fftof_s_q(dbgi, block, op, src_mode, dst_mode);
1048 } else if (src_bits == 64) {
1049 if (dst_bits == 32) {
1050 return new_bd_sparc_fftof_d_s(dbgi, block, op, src_mode, dst_mode);
1052 assert(dst_bits == 128);
1053 return new_bd_sparc_fftof_d_q(dbgi, block, op, src_mode, dst_mode);
1056 assert(src_bits == 128);
1057 if (dst_bits == 32) {
1058 return new_bd_sparc_fftof_q_s(dbgi, block, op, src_mode, dst_mode);
1060 assert(dst_bits == 64);
1061 return new_bd_sparc_fftof_q_d(dbgi, block, op, src_mode, dst_mode);
1066 static ir_node *create_ftoi(dbg_info *dbgi, ir_node *block, ir_node *op,
1070 unsigned bits = get_mode_size_bits(src_mode);
1072 ftoi = new_bd_sparc_fftoi_s(dbgi, block, op, src_mode);
1073 } else if (bits == 64) {
1074 ftoi = new_bd_sparc_fftoi_d(dbgi, block, op, src_mode);
1076 assert(bits == 128);
1077 ftoi = new_bd_sparc_fftoi_q(dbgi, block, op, src_mode);
1081 ir_graph *irg = get_irn_irg(block);
1082 ir_node *sp = get_irg_frame(irg);
1083 ir_node *nomem = new_r_NoMem(irg);
1084 ir_node *stf = create_stf(dbgi, block, ftoi, sp, nomem, src_mode,
1086 ir_node *ld = new_bd_sparc_Ld_imm(dbgi, block, sp, stf, mode_gp,
1088 ir_node *res = new_r_Proj(ld, mode_gp, pn_sparc_Ld_res);
1089 set_irn_pinned(stf, op_pin_state_floats);
1090 set_irn_pinned(ld, op_pin_state_floats);
1095 static ir_node *create_itof(dbg_info *dbgi, ir_node *block, ir_node *op,
1098 ir_graph *irg = get_irn_irg(block);
1099 ir_node *sp = get_irg_frame(irg);
1100 ir_node *nomem = new_r_NoMem(irg);
1101 ir_node *st = new_bd_sparc_St_imm(dbgi, block, op, sp, nomem,
1102 mode_gp, NULL, 0, true);
1103 ir_node *ldf = new_bd_sparc_Ldf_s(dbgi, block, sp, st, mode_fp,
1105 ir_node *res = new_r_Proj(ldf, mode_fp, pn_sparc_Ldf_res);
1106 unsigned bits = get_mode_size_bits(dst_mode);
1107 set_irn_pinned(st, op_pin_state_floats);
1108 set_irn_pinned(ldf, op_pin_state_floats);
1111 return new_bd_sparc_fitof_s(dbgi, block, res, dst_mode);
1112 } else if (bits == 64) {
1113 return new_bd_sparc_fitof_d(dbgi, block, res, dst_mode);
1115 assert(bits == 128);
1116 return new_bd_sparc_fitof_q(dbgi, block, res, dst_mode);
1120 static ir_node *gen_Conv(ir_node *node)
1122 ir_node *block = be_transform_node(get_nodes_block(node));
1123 ir_node *op = get_Conv_op(node);
1124 ir_mode *src_mode = get_irn_mode(op);
1125 ir_mode *dst_mode = get_irn_mode(node);
1126 dbg_info *dbg = get_irn_dbg_info(node);
1129 int src_bits = get_mode_size_bits(src_mode);
1130 int dst_bits = get_mode_size_bits(dst_mode);
1132 if (src_mode == mode_b)
1133 panic("ConvB not lowered %+F", node);
1135 new_op = be_transform_node(op);
1136 if (src_mode == dst_mode)
1139 if (mode_is_float(src_mode) || mode_is_float(dst_mode)) {
1140 assert((src_bits <= 64 && dst_bits <= 64) && "quad FP not implemented");
1142 if (mode_is_float(src_mode)) {
1143 if (mode_is_float(dst_mode)) {
1144 /* float -> float conv */
1145 return create_fftof(dbg, block, new_op, src_mode, dst_mode);
1147 /* float -> int conv */
1148 if (!mode_is_signed(dst_mode))
1149 panic("float to unsigned not implemented yet");
1150 return create_ftoi(dbg, block, new_op, src_mode);
1153 /* int -> float conv */
1154 if (src_bits < 32) {
1155 new_op = gen_extension(dbg, block, new_op, src_mode);
1156 } else if (src_bits == 32 && !mode_is_signed(src_mode)) {
1157 panic("unsigned to float not lowered!");
1159 return create_itof(dbg, block, new_op, dst_mode);
1161 } else if (src_mode == mode_b) {
1162 panic("ConvB not lowered %+F", node);
1163 } else { /* complete in gp registers */
1167 if (src_bits == dst_bits) {
1168 /* kill unnecessary conv */
1172 if (src_bits < dst_bits) {
1173 min_bits = src_bits;
1174 min_mode = src_mode;
1176 min_bits = dst_bits;
1177 min_mode = dst_mode;
1180 if (upper_bits_clean(new_op, min_mode)) {
1184 if (mode_is_signed(min_mode)) {
1185 return gen_sign_extension(dbg, block, new_op, min_bits);
1187 return gen_zero_extension(dbg, block, new_op, min_bits);
1192 static ir_node *gen_Unknown(ir_node *node)
1194 /* just produce a 0 */
1195 ir_mode *mode = get_irn_mode(node);
1196 if (mode_is_float(mode)) {
1197 ir_node *block = be_transform_node(get_nodes_block(node));
1198 return gen_float_const(NULL, block, get_mode_null(mode));
1199 } else if (mode_needs_gp_reg(mode)) {
1203 panic("Unexpected Unknown mode");
1207 * Produces the type which sits between the stack args and the locals on the
1210 static ir_type *sparc_get_between_type(void)
1212 static ir_type *between_type = NULL;
1213 static ir_type *between_type0 = NULL;
1215 if (cconv->omit_fp) {
1216 if (between_type0 == NULL) {
1218 = new_type_class(new_id_from_str("sparc_between_type"));
1219 set_type_size_bytes(between_type0, 0);
1221 return between_type0;
1224 if (between_type == NULL) {
1225 between_type = new_type_class(new_id_from_str("sparc_between_type"));
1226 set_type_size_bytes(between_type, SPARC_MIN_STACKSIZE);
1229 return between_type;
1232 static void create_stacklayout(ir_graph *irg)
1234 ir_entity *entity = get_irg_entity(irg);
1235 ir_type *function_type = get_entity_type(entity);
1236 be_stack_layout_t *layout = be_get_irg_stack_layout(irg);
1241 /* calling conventions must be decided by now */
1242 assert(cconv != NULL);
1244 /* construct argument type */
1245 arg_type = new_type_struct(id_mangle_u(get_entity_ident(entity), new_id_from_chars("arg_type", 8)));
1246 n_params = get_method_n_params(function_type);
1247 for (p = 0; p < n_params; ++p) {
1248 reg_or_stackslot_t *param = &cconv->parameters[p];
1252 if (param->type == NULL)
1255 snprintf(buf, sizeof(buf), "param_%d", p);
1256 id = new_id_from_str(buf);
1257 param->entity = new_entity(arg_type, id, param->type);
1258 set_entity_offset(param->entity, param->offset);
1261 memset(layout, 0, sizeof(*layout));
1263 layout->frame_type = get_irg_frame_type(irg);
1264 layout->between_type = sparc_get_between_type();
1265 layout->arg_type = arg_type;
1266 layout->initial_offset = 0;
1267 layout->initial_bias = 0;
1268 layout->stack_dir = -1;
1269 layout->sp_relative = cconv->omit_fp;
1271 assert(N_FRAME_TYPES == 3);
1272 layout->order[0] = layout->frame_type;
1273 layout->order[1] = layout->between_type;
1274 layout->order[2] = layout->arg_type;
1278 * transform the start node to the prolog code + initial barrier
1280 static ir_node *gen_Start(ir_node *node)
1282 ir_graph *irg = get_irn_irg(node);
1283 ir_entity *entity = get_irg_entity(irg);
1284 ir_type *function_type = get_entity_type(entity);
1285 ir_node *block = get_nodes_block(node);
1286 ir_node *new_block = be_transform_node(block);
1287 dbg_info *dbgi = get_irn_dbg_info(node);
1293 /* stackpointer is important at function prolog */
1294 be_prolog_add_reg(abihelper, sp_reg,
1295 arch_register_req_type_produces_sp | arch_register_req_type_ignore);
1296 be_prolog_add_reg(abihelper, &sparc_registers[REG_G0],
1297 arch_register_req_type_ignore);
1298 /* function parameters in registers */
1299 for (i = 0; i < get_method_n_params(function_type); ++i) {
1300 const reg_or_stackslot_t *param = &cconv->parameters[i];
1301 if (param->reg0 != NULL) {
1302 be_prolog_add_reg(abihelper, param->reg0,
1303 arch_register_req_type_none);
1305 if (param->reg1 != NULL) {
1306 be_prolog_add_reg(abihelper, param->reg1,
1307 arch_register_req_type_none);
1310 /* we need the values of the callee saves (Note: non omit-fp mode has no
1312 if (cconv->omit_fp) {
1313 size_t n_callee_saves = ARRAY_SIZE(omit_fp_callee_saves);
1315 for (c = 0; c < n_callee_saves; ++c) {
1316 be_prolog_add_reg(abihelper, omit_fp_callee_saves[c],
1317 arch_register_req_type_none);
1320 be_prolog_add_reg(abihelper, fp_reg, arch_register_req_type_ignore);
1323 start = be_prolog_create_start(abihelper, dbgi, new_block);
1324 mem = be_prolog_get_memory(abihelper);
1325 sp = be_prolog_get_reg_value(abihelper, sp_reg);
1327 if (!cconv->omit_fp) {
1328 ir_node *save = new_bd_sparc_Save_imm(NULL, block, sp, NULL,
1329 -SPARC_MIN_STACKSIZE);
1330 arch_irn_add_flags(save, arch_irn_flags_prolog);
1331 sp = new_r_Proj(save, mode_gp, pn_sparc_Save_stack);
1332 arch_set_irn_register(sp, sp_reg);
1335 sp = be_new_IncSP(sp_reg, new_block, sp, BE_STACK_FRAME_SIZE_EXPAND, 0);
1336 arch_irn_add_flags(sp, arch_irn_flags_prolog);
1337 be_prolog_set_reg_value(abihelper, sp_reg, sp);
1338 be_prolog_set_memory(abihelper, mem);
1343 static ir_node *get_stack_pointer_for(ir_node *node)
1345 /* get predecessor in stack_order list */
1346 ir_node *stack_pred = be_get_stack_pred(abihelper, node);
1347 ir_node *stack_pred_transformed;
1350 if (stack_pred == NULL) {
1351 /* first stack user in the current block. We can simply use the
1352 * initial sp_proj for it */
1353 ir_node *sp_proj = be_prolog_get_reg_value(abihelper, sp_reg);
1357 stack_pred_transformed = be_transform_node(stack_pred);
1358 stack = (ir_node*)pmap_get(node_to_stack, stack_pred);
1359 if (stack == NULL) {
1360 return get_stack_pointer_for(stack_pred);
1367 * transform a Return node into epilogue code + return statement
1369 static ir_node *gen_Return(ir_node *node)
1371 ir_node *block = get_nodes_block(node);
1372 ir_node *new_block = be_transform_node(block);
1373 dbg_info *dbgi = get_irn_dbg_info(node);
1374 ir_node *mem = get_Return_mem(node);
1375 ir_node *new_mem = be_transform_node(mem);
1376 ir_node *sp = get_stack_pointer_for(node);
1377 size_t n_res = get_Return_n_ress(node);
1381 be_epilog_begin(abihelper);
1382 be_epilog_set_memory(abihelper, new_mem);
1383 /* connect stack pointer with initial stack pointer. fix_stack phase
1384 will later serialize all stack pointer adjusting nodes */
1385 be_epilog_add_reg(abihelper, sp_reg,
1386 arch_register_req_type_produces_sp | arch_register_req_type_ignore,
1390 for (i = 0; i < n_res; ++i) {
1391 ir_node *res_value = get_Return_res(node, i);
1392 ir_node *new_res_value = be_transform_node(res_value);
1393 const reg_or_stackslot_t *slot = &cconv->results[i];
1394 const arch_register_t *reg = slot->reg0;
1395 assert(slot->reg1 == NULL);
1396 be_epilog_add_reg(abihelper, reg, arch_register_req_type_none,
1400 if (cconv->omit_fp) {
1401 size_t n_callee_saves = ARRAY_SIZE(omit_fp_callee_saves);
1403 for (i = 0; i < n_callee_saves; ++i) {
1404 const arch_register_t *reg = omit_fp_callee_saves[i];
1406 = be_prolog_get_reg_value(abihelper, reg);
1407 be_epilog_add_reg(abihelper, reg, arch_register_req_type_none,
1412 /* epilog code: an incsp */
1413 sp = be_epilog_get_reg_value(abihelper, sp_reg);
1414 sp = be_new_IncSP(sp_reg, new_block, sp,
1415 BE_STACK_FRAME_SIZE_SHRINK, 0);
1416 be_epilog_set_reg_value(abihelper, sp_reg, sp);
1418 /* we need a restore instruction */
1419 if (!cconv->omit_fp) {
1420 ir_node *restore = new_bd_sparc_RestoreZero(NULL, block);
1421 arch_irn_add_flags(restore, arch_irn_flags_epilog);
1422 keep_alive(restore);
1425 bereturn = be_epilog_create_return(abihelper, dbgi, new_block);
1426 arch_irn_add_flags(bereturn, arch_irn_flags_epilog);
1431 static ir_node *bitcast_int_to_float(dbg_info *dbgi, ir_node *block,
1432 ir_node *value0, ir_node *value1)
1434 ir_graph *irg = current_ir_graph;
1435 ir_node *sp = get_irg_frame(irg);
1436 ir_node *nomem = new_r_NoMem(irg);
1437 ir_node *st = new_bd_sparc_St_imm(dbgi, block, value0, sp, nomem,
1438 mode_gp, NULL, 0, true);
1442 set_irn_pinned(st, op_pin_state_floats);
1444 if (value1 != NULL) {
1445 ir_node *st1 = new_bd_sparc_St_imm(dbgi, block, value1, sp, nomem,
1446 mode_gp, NULL, 4, true);
1447 ir_node *in[2] = { st, st1 };
1448 ir_node *sync = new_r_Sync(block, 2, in);
1449 set_irn_pinned(st1, op_pin_state_floats);
1457 ldf = create_ldf(dbgi, block, sp, mem, mode, NULL, 0, true);
1458 set_irn_pinned(ldf, op_pin_state_floats);
1460 return new_r_Proj(ldf, mode, pn_sparc_Ldf_res);
1463 static void bitcast_float_to_int(dbg_info *dbgi, ir_node *block,
1464 ir_node *node, ir_mode *float_mode,
1467 ir_graph *irg = current_ir_graph;
1468 ir_node *stack = get_irg_frame(irg);
1469 ir_node *nomem = new_r_NoMem(irg);
1470 ir_node *stf = create_stf(dbgi, block, node, stack, nomem, float_mode,
1472 int bits = get_mode_size_bits(float_mode);
1474 set_irn_pinned(stf, op_pin_state_floats);
1476 ld = new_bd_sparc_Ld_imm(dbgi, block, stack, stf, mode_gp, NULL, 0, true);
1477 set_irn_pinned(ld, op_pin_state_floats);
1478 result[0] = new_r_Proj(ld, mode_gp, pn_sparc_Ld_res);
1481 ir_node *ld2 = new_bd_sparc_Ld_imm(dbgi, block, stack, stf, mode_gp,
1483 set_irn_pinned(ld, op_pin_state_floats);
1484 result[1] = new_r_Proj(ld2, mode_gp, pn_sparc_Ld_res);
1486 arch_irn_add_flags(ld, (arch_irn_flags_t)sparc_arch_irn_flag_needs_64bit_spillslot);
1487 arch_irn_add_flags(ld2, (arch_irn_flags_t)sparc_arch_irn_flag_needs_64bit_spillslot);
1494 static ir_node *gen_Call(ir_node *node)
1496 ir_graph *irg = get_irn_irg(node);
1497 ir_node *callee = get_Call_ptr(node);
1498 ir_node *block = get_nodes_block(node);
1499 ir_node *new_block = be_transform_node(block);
1500 ir_node *mem = get_Call_mem(node);
1501 ir_node *new_mem = be_transform_node(mem);
1502 dbg_info *dbgi = get_irn_dbg_info(node);
1503 ir_type *type = get_Call_type(node);
1504 size_t n_params = get_Call_n_params(node);
1505 size_t n_param_regs = sizeof(param_regs)/sizeof(param_regs[0]);
1506 /* max inputs: memory, callee, register arguments */
1507 int max_inputs = 2 + n_param_regs;
1508 ir_node **in = ALLOCAN(ir_node*, max_inputs);
1509 ir_node **sync_ins = ALLOCAN(ir_node*, n_params);
1510 struct obstack *obst = be_get_be_obst(irg);
1511 const arch_register_req_t **in_req
1512 = OALLOCNZ(obst, const arch_register_req_t*, max_inputs);
1513 calling_convention_t *cconv
1514 = sparc_decide_calling_convention(type, NULL);
1518 = sizeof(caller_saves)/sizeof(caller_saves[0]);
1519 ir_entity *entity = NULL;
1520 ir_node *new_frame = get_stack_pointer_for(node);
1529 assert(n_params == get_method_n_params(type));
1531 /* construct arguments */
1534 in_req[in_arity] = arch_no_register_req;
1538 /* stack pointer input */
1539 /* construct an IncSP -> we have to always be sure that the stack is
1540 * aligned even if we don't push arguments on it */
1541 incsp = be_new_IncSP(sp_reg, new_block, new_frame,
1542 cconv->param_stack_size, 1);
1543 in_req[in_arity] = sp_reg->single_req;
1544 in[in_arity] = incsp;
1548 for (p = 0; p < n_params; ++p) {
1549 ir_node *value = get_Call_param(node, p);
1550 ir_node *new_value = be_transform_node(value);
1551 const reg_or_stackslot_t *param = &cconv->parameters[p];
1552 ir_type *param_type = get_method_param_type(type, p);
1553 ir_mode *mode = get_type_mode(param_type);
1554 ir_node *new_values[2];
1557 if (mode_is_float(mode) && param->reg0 != NULL) {
1558 unsigned size_bits = get_mode_size_bits(mode);
1559 assert(size_bits <= 64);
1560 bitcast_float_to_int(dbgi, new_block, new_value, mode, new_values);
1562 new_values[0] = new_value;
1563 new_values[1] = NULL;
1566 /* put value into registers */
1567 if (param->reg0 != NULL) {
1568 in[in_arity] = new_values[0];
1569 in_req[in_arity] = param->reg0->single_req;
1571 if (new_values[1] == NULL)
1574 if (param->reg1 != NULL) {
1575 assert(new_values[1] != NULL);
1576 in[in_arity] = new_values[1];
1577 in_req[in_arity] = param->reg1->single_req;
1582 /* we need a store if we're here */
1583 if (new_values[1] != NULL) {
1584 new_value = new_values[1];
1588 /* create a parameter frame if necessary */
1589 if (mode_is_float(mode)) {
1590 str = create_stf(dbgi, new_block, new_value, incsp, new_mem,
1591 mode, NULL, param->offset, true);
1593 str = new_bd_sparc_St_imm(dbgi, new_block, new_value, incsp,
1594 new_mem, mode, NULL, param->offset, true);
1596 set_irn_pinned(str, op_pin_state_floats);
1597 sync_ins[sync_arity++] = str;
1599 assert(in_arity <= max_inputs);
1601 /* construct memory input */
1602 if (sync_arity == 0) {
1603 in[mem_pos] = new_mem;
1604 } else if (sync_arity == 1) {
1605 in[mem_pos] = sync_ins[0];
1607 in[mem_pos] = new_rd_Sync(NULL, new_block, sync_arity, sync_ins);
1610 if (is_SymConst(callee)) {
1611 entity = get_SymConst_entity(callee);
1613 in[in_arity] = be_transform_node(callee);
1614 in_req[in_arity] = sparc_reg_classes[CLASS_sparc_gp].class_req;
1622 out_arity = 1 + n_caller_saves;
1624 /* create call node */
1625 if (entity != NULL) {
1626 res = new_bd_sparc_Call_imm(dbgi, new_block, in_arity, in, out_arity,
1629 res = new_bd_sparc_Call_reg(dbgi, new_block, in_arity, in, out_arity);
1631 arch_set_in_register_reqs(res, in_req);
1633 /* create output register reqs */
1635 arch_set_out_register_req(res, o++, arch_no_register_req);
1636 for (i = 0; i < n_caller_saves; ++i) {
1637 const arch_register_t *reg = caller_saves[i];
1638 arch_set_out_register_req(res, o++, reg->single_req);
1640 assert(o == out_arity);
1642 /* copy pinned attribute */
1643 set_irn_pinned(res, get_irn_pinned(node));
1645 /* IncSP to destroy the call stackframe */
1646 incsp = be_new_IncSP(sp_reg, new_block, incsp, -cconv->param_stack_size, 0);
1647 /* if we are the last IncSP producer in a block then we have to keep
1649 * Note: This here keeps all producers which is more than necessary */
1650 add_irn_dep(incsp, res);
1653 pmap_insert(node_to_stack, node, incsp);
1655 sparc_free_calling_convention(cconv);
1659 static ir_node *gen_Sel(ir_node *node)
1661 dbg_info *dbgi = get_irn_dbg_info(node);
1662 ir_node *block = get_nodes_block(node);
1663 ir_node *new_block = be_transform_node(block);
1664 ir_node *ptr = get_Sel_ptr(node);
1665 ir_node *new_ptr = be_transform_node(ptr);
1666 ir_entity *entity = get_Sel_entity(node);
1668 /* must be the frame pointer all other sels must have been lowered
1670 assert(is_Proj(ptr) && is_Start(get_Proj_pred(ptr)));
1671 /* we should not have value types from parameters anymore - they should be
1673 assert(get_entity_owner(entity) !=
1674 get_method_value_param_type(get_entity_type(get_irg_entity(get_irn_irg(node)))));
1676 return new_bd_sparc_FrameAddr(dbgi, new_block, new_ptr, entity, 0);
1679 static const arch_register_req_t float1_req = {
1680 arch_register_req_type_normal,
1681 &sparc_reg_classes[CLASS_sparc_fp],
1687 static const arch_register_req_t float2_req = {
1688 arch_register_req_type_normal | arch_register_req_type_aligned,
1689 &sparc_reg_classes[CLASS_sparc_fp],
1695 static const arch_register_req_t float4_req = {
1696 arch_register_req_type_normal | arch_register_req_type_aligned,
1697 &sparc_reg_classes[CLASS_sparc_fp],
1705 static const arch_register_req_t *get_float_req(ir_mode *mode)
1707 unsigned bits = get_mode_size_bits(mode);
1709 assert(mode_is_float(mode));
1712 } else if (bits == 64) {
1715 assert(bits == 128);
1721 * Transform some Phi nodes
1723 static ir_node *gen_Phi(ir_node *node)
1725 const arch_register_req_t *req;
1726 ir_node *block = be_transform_node(get_nodes_block(node));
1727 ir_graph *irg = current_ir_graph;
1728 dbg_info *dbgi = get_irn_dbg_info(node);
1729 ir_mode *mode = get_irn_mode(node);
1732 if (mode_needs_gp_reg(mode)) {
1733 /* we shouldn't have any 64bit stuff around anymore */
1734 assert(get_mode_size_bits(mode) <= 32);
1735 /* all integer operations are on 32bit registers now */
1737 req = sparc_reg_classes[CLASS_sparc_gp].class_req;
1738 } else if (mode_is_float(mode)) {
1740 req = get_float_req(mode);
1742 req = arch_no_register_req;
1745 /* phi nodes allow loops, so we use the old arguments for now
1746 * and fix this later */
1747 phi = new_ir_node(dbgi, irg, block, op_Phi, mode, get_irn_arity(node), get_irn_in(node) + 1);
1748 copy_node_attr(irg, node, phi);
1749 be_duplicate_deps(node, phi);
1750 arch_set_out_register_req(phi, 0, req);
1751 be_enqueue_preds(node);
1756 * Transform a Proj from a Load.
1758 static ir_node *gen_Proj_Load(ir_node *node)
1760 ir_node *load = get_Proj_pred(node);
1761 ir_node *new_load = be_transform_node(load);
1762 dbg_info *dbgi = get_irn_dbg_info(node);
1763 long pn = get_Proj_proj(node);
1765 /* renumber the proj */
1766 switch (get_sparc_irn_opcode(new_load)) {
1768 /* handle all gp loads equal: they have the same proj numbers. */
1769 if (pn == pn_Load_res) {
1770 return new_rd_Proj(dbgi, new_load, mode_gp, pn_sparc_Ld_res);
1771 } else if (pn == pn_Load_M) {
1772 return new_rd_Proj(dbgi, new_load, mode_M, pn_sparc_Ld_M);
1776 if (pn == pn_Load_res) {
1777 return new_rd_Proj(dbgi, new_load, mode_fp, pn_sparc_Ldf_res);
1778 } else if (pn == pn_Load_M) {
1779 return new_rd_Proj(dbgi, new_load, mode_M, pn_sparc_Ld_M);
1785 panic("Unsupported Proj from Load");
1788 static ir_node *gen_Proj_Store(ir_node *node)
1790 ir_node *store = get_Proj_pred(node);
1791 ir_node *new_store = be_transform_node(store);
1792 long pn = get_Proj_proj(node);
1794 /* renumber the proj */
1795 switch (get_sparc_irn_opcode(new_store)) {
1797 if (pn == pn_Store_M) {
1802 if (pn == pn_Store_M) {
1809 panic("Unsupported Proj from Store");
1813 * Transform the Projs from a Cmp.
1815 static ir_node *gen_Proj_Cmp(ir_node *node)
1818 panic("not implemented");
1822 * transform Projs from a Div
1824 static ir_node *gen_Proj_Div(ir_node *node)
1826 ir_node *pred = get_Proj_pred(node);
1827 ir_node *new_pred = be_transform_node(pred);
1828 long pn = get_Proj_proj(node);
1830 assert(is_sparc_SDiv(new_pred) || is_sparc_UDiv(new_pred));
1831 assert((int)pn_sparc_SDiv_res == (int)pn_sparc_UDiv_res);
1832 assert((int)pn_sparc_SDiv_M == (int)pn_sparc_UDiv_M);
1833 assert((int)pn_sparc_SDiv_res == (int)pn_sparc_fdiv_res);
1834 assert((int)pn_sparc_SDiv_M == (int)pn_sparc_fdiv_M);
1837 return new_r_Proj(new_pred, mode_gp, pn_sparc_SDiv_res);
1839 return new_r_Proj(new_pred, mode_gp, pn_sparc_SDiv_M);
1843 panic("Unsupported Proj from Div");
1846 static ir_node *get_frame_base(void)
1848 const arch_register_t *reg = cconv->omit_fp ? sp_reg : fp_reg;
1849 return be_prolog_get_reg_value(abihelper, reg);
1852 static ir_node *gen_Proj_Start(ir_node *node)
1854 ir_node *block = get_nodes_block(node);
1855 ir_node *new_block = be_transform_node(block);
1856 ir_node *barrier = be_transform_node(get_Proj_pred(node));
1857 long pn = get_Proj_proj(node);
1859 switch ((pn_Start) pn) {
1860 case pn_Start_X_initial_exec:
1861 /* exchange ProjX with a jump */
1862 return new_bd_sparc_Ba(NULL, new_block);
1864 return new_r_Proj(barrier, mode_M, 0);
1865 case pn_Start_T_args:
1867 case pn_Start_P_frame_base:
1868 return get_frame_base();
1869 case pn_Start_P_tls:
1870 return new_r_Bad(current_ir_graph);
1874 panic("Unexpected start proj: %ld\n", pn);
1877 static ir_node *gen_Proj_Proj_Start(ir_node *node)
1879 long pn = get_Proj_proj(node);
1880 ir_node *block = get_nodes_block(node);
1881 ir_node *new_block = be_transform_node(block);
1882 ir_entity *entity = get_irg_entity(current_ir_graph);
1883 ir_type *method_type = get_entity_type(entity);
1884 ir_type *param_type = get_method_param_type(method_type, pn);
1885 const reg_or_stackslot_t *param;
1887 /* Proj->Proj->Start must be a method argument */
1888 assert(get_Proj_proj(get_Proj_pred(node)) == pn_Start_T_args);
1890 param = &cconv->parameters[pn];
1892 if (param->reg0 != NULL) {
1893 /* argument transmitted in register */
1894 ir_mode *mode = get_type_mode(param_type);
1895 const arch_register_t *reg = param->reg0;
1896 ir_node *value = be_prolog_get_reg_value(abihelper, reg);
1898 if (mode_is_float(mode)) {
1899 ir_node *value1 = NULL;
1901 if (param->reg1 != NULL) {
1902 value1 = be_prolog_get_reg_value(abihelper, param->reg1);
1903 } else if (param->entity != NULL) {
1904 ir_node *fp = be_prolog_get_reg_value(abihelper, fp_reg);
1905 ir_node *mem = be_prolog_get_memory(abihelper);
1906 ir_node *ld = new_bd_sparc_Ld_imm(NULL, new_block, fp, mem,
1907 mode_gp, param->entity,
1909 value1 = new_r_Proj(ld, mode_gp, pn_sparc_Ld_res);
1912 /* convert integer value to float */
1913 value = bitcast_int_to_float(NULL, new_block, value, value1);
1917 /* argument transmitted on stack */
1918 ir_node *mem = be_prolog_get_memory(abihelper);
1919 ir_mode *mode = get_type_mode(param->type);
1920 ir_node *base = get_frame_base();
1924 if (mode_is_float(mode)) {
1925 load = create_ldf(NULL, new_block, base, mem, mode,
1926 param->entity, 0, true);
1927 value = new_r_Proj(load, mode_fp, pn_sparc_Ldf_res);
1929 load = new_bd_sparc_Ld_imm(NULL, new_block, base, mem, mode,
1930 param->entity, 0, true);
1931 value = new_r_Proj(load, mode_gp, pn_sparc_Ld_res);
1933 set_irn_pinned(load, op_pin_state_floats);
1939 static ir_node *gen_Proj_Call(ir_node *node)
1941 long pn = get_Proj_proj(node);
1942 ir_node *call = get_Proj_pred(node);
1943 ir_node *new_call = be_transform_node(call);
1945 switch ((pn_Call) pn) {
1947 return new_r_Proj(new_call, mode_M, 0);
1948 case pn_Call_X_regular:
1949 case pn_Call_X_except:
1950 case pn_Call_T_result:
1951 case pn_Call_P_value_res_base:
1955 panic("Unexpected Call proj %ld\n", pn);
1959 * Finds number of output value of a mode_T node which is constrained to
1960 * a single specific register.
1962 static int find_out_for_reg(ir_node *node, const arch_register_t *reg)
1964 int n_outs = arch_irn_get_n_outs(node);
1967 for (o = 0; o < n_outs; ++o) {
1968 const arch_register_req_t *req = arch_get_out_register_req(node, o);
1969 if (req == reg->single_req)
1975 static ir_node *gen_Proj_Proj_Call(ir_node *node)
1977 long pn = get_Proj_proj(node);
1978 ir_node *call = get_Proj_pred(get_Proj_pred(node));
1979 ir_node *new_call = be_transform_node(call);
1980 ir_type *function_type = get_Call_type(call);
1981 calling_convention_t *cconv
1982 = sparc_decide_calling_convention(function_type, NULL);
1983 const reg_or_stackslot_t *res = &cconv->results[pn];
1984 const arch_register_t *reg = res->reg0;
1988 assert(res->reg0 != NULL && res->reg1 == NULL);
1989 regn = find_out_for_reg(new_call, reg);
1991 panic("Internal error in calling convention for return %+F", node);
1993 mode = res->reg0->reg_class->mode;
1995 sparc_free_calling_convention(cconv);
1997 return new_r_Proj(new_call, mode, regn);
2001 * Transform a Proj node.
2003 static ir_node *gen_Proj(ir_node *node)
2005 ir_node *pred = get_Proj_pred(node);
2007 switch (get_irn_opcode(pred)) {
2009 return gen_Proj_Store(node);
2011 return gen_Proj_Load(node);
2013 return gen_Proj_Call(node);
2015 return gen_Proj_Cmp(node);
2017 return be_duplicate_node(node);
2019 return gen_Proj_Div(node);
2021 return gen_Proj_Start(node);
2023 ir_node *pred_pred = get_Proj_pred(pred);
2024 if (is_Call(pred_pred)) {
2025 return gen_Proj_Proj_Call(node);
2026 } else if (is_Start(pred_pred)) {
2027 return gen_Proj_Proj_Start(node);
2032 panic("code selection didn't expect Proj after %+F\n", pred);
2039 static ir_node *gen_Jmp(ir_node *node)
2041 ir_node *block = get_nodes_block(node);
2042 ir_node *new_block = be_transform_node(block);
2043 dbg_info *dbgi = get_irn_dbg_info(node);
2045 return new_bd_sparc_Ba(dbgi, new_block);
2049 * configure transformation callbacks
2051 static void sparc_register_transformers(void)
2053 be_start_transform_setup();
2055 be_set_transform_function(op_Add, gen_Add);
2056 be_set_transform_function(op_And, gen_And);
2057 be_set_transform_function(op_Call, gen_Call);
2058 be_set_transform_function(op_Cmp, gen_Cmp);
2059 be_set_transform_function(op_Cond, gen_Cond);
2060 be_set_transform_function(op_Const, gen_Const);
2061 be_set_transform_function(op_Conv, gen_Conv);
2062 be_set_transform_function(op_Div, gen_Div);
2063 be_set_transform_function(op_Eor, gen_Eor);
2064 be_set_transform_function(op_Jmp, gen_Jmp);
2065 be_set_transform_function(op_Load, gen_Load);
2066 be_set_transform_function(op_Minus, gen_Minus);
2067 be_set_transform_function(op_Mul, gen_Mul);
2068 be_set_transform_function(op_Mulh, gen_Mulh);
2069 be_set_transform_function(op_Not, gen_Not);
2070 be_set_transform_function(op_Or, gen_Or);
2071 be_set_transform_function(op_Phi, gen_Phi);
2072 be_set_transform_function(op_Proj, gen_Proj);
2073 be_set_transform_function(op_Return, gen_Return);
2074 be_set_transform_function(op_Sel, gen_Sel);
2075 be_set_transform_function(op_Shl, gen_Shl);
2076 be_set_transform_function(op_Shr, gen_Shr);
2077 be_set_transform_function(op_Shrs, gen_Shrs);
2078 be_set_transform_function(op_Start, gen_Start);
2079 be_set_transform_function(op_Store, gen_Store);
2080 be_set_transform_function(op_Sub, gen_Sub);
2081 be_set_transform_function(op_SymConst, gen_SymConst);
2082 be_set_transform_function(op_Unknown, gen_Unknown);
2084 be_set_transform_function(op_sparc_Save, be_duplicate_node);
2087 /* hack to avoid unused fp proj at start barrier */
2088 static void assure_fp_keep(void)
2090 unsigned n_users = 0;
2091 const ir_edge_t *edge;
2092 ir_node *fp_proj = be_prolog_get_reg_value(abihelper, fp_reg);
2094 foreach_out_edge(fp_proj, edge) {
2095 ir_node *succ = get_edge_src_irn(edge);
2096 if (is_End(succ) || is_Anchor(succ))
2102 ir_node *block = get_nodes_block(fp_proj);
2103 ir_node *in[1] = { fp_proj };
2104 be_new_Keep(block, 1, in);
2109 * Transform a Firm graph into a SPARC graph.
2111 void sparc_transform_graph(ir_graph *irg)
2113 ir_entity *entity = get_irg_entity(irg);
2114 ir_type *frame_type;
2116 sparc_register_transformers();
2118 node_to_stack = pmap_create();
2125 abihelper = be_abihelper_prepare(irg);
2126 be_collect_stacknodes(abihelper);
2127 cconv = sparc_decide_calling_convention(get_entity_type(entity), irg);
2128 create_stacklayout(irg);
2130 be_transform_graph(irg, NULL);
2131 if (!cconv->omit_fp)
2134 be_abihelper_finish(abihelper);
2135 sparc_free_calling_convention(cconv);
2137 frame_type = get_irg_frame_type(irg);
2138 if (get_type_state(frame_type) == layout_undefined)
2139 default_layout_compound_type(frame_type);
2141 pmap_destroy(node_to_stack);
2142 node_to_stack = NULL;
2144 be_add_missing_keeps(irg);
2146 /* do code placement, to optimize the position of constants */
2150 void sparc_init_transform(void)
2152 FIRM_DBG_REGISTER(dbg, "firm.be.sparc.transform");