added new SSE simple store node (no index register needed, would interfere with barrier)
[libfirm] / ir / be / ia32 / .cvsignore
1 gen_*